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ABSTRACT

T itle o f T h e sis:

P ro c e s s T e c h n o lo g y a n d C h a ra c te riz a tio n fo r F ield
E m iss io n D e v ice s

A u th o r : JONG Min Kim. Doctor of Philosophy in Electrical Engineering, 1992
T h e s is d ire c te d by:

D

r

. WILLIAM

N.

CARR

Vacuum microelectronics is a new research field which applies semiconduc
tor process technology to the fabrication of micron-dimensioned electron devices.
Vacuum microelectronics is made possible by advances in m icrostructures and
nanofabrication technology. Vacuum microelectronic devices are further char
acterized by a wide operating tem perature range, nuclear radiation immunity,
higher emission current density potential, and lower power consumption than that
of thermionic emitters. The low mass of the electron provides a higher carrier
mobility than GaAs or any solid state device. These features offer the potentials
for wide variety of applications.
In this dissertation, electron field emission structures applicable to a variety
of vacuum microelectronic devices have been fabricated and characterized. The
cathodes are micromachined of N-type silicon and tungsten using a combination of
ultraviolet liftoff lithography and reactive ion etching. A minor emphasis has been
placed on micromachining surface-grooved structures for applications th at include
both vacuum microelectronics and optical microsystems. Optimized processing,
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device modeling, and physical/electrical characterization are key elements in the
research described.
The control of sidewall angle, cavity depth, and apex radius for ridge struc
tures in silicon has been a m ajor focus of this thesis. Reactive ion etching tech
niques have been studied for sidewall angles up to 45° and ridge apex radii of
approximately 40nm.
A fluorine-based chemistry (C F ,|/0 2) with oblique angles (tilted wafers) for
the incident beam electric field and overetching is used in separate experiments.
The use of deep UV-hardened photoresist and image- reversal aluminum liftoff for
reactive ion etching masking are compared. Aluminum as a shadow mask for reac
tive ion etching micromachining has the advantage of lower etch/sputtering rates
and higher tem perature tolerance compared to photoresist in the C F 4 /O 2 system.
Typical etch conditions used were CF 4 /O 2 flow rates of 20/2 seem, pressure 10
to 40 mTorr. and etch duration 30 min. This thesis is one of the first detailed
studies of reactive ion etching comparing tilted and untilted wafer substrates.
A new process technology for vacuum microelectronic diodes is shown, and
device design with a knife-edge cathode and a lateral electron trajectory is im
plemented as a characterization tool. The cathode stru ctu re for these devices
consists of a titaniurm tungsten /tun g sten film sandwich overlaying an aluminum
adhesion and sacrificial film. The aluminum film is partially sacrificed to achieve
the necessary sharp edge of tungsten metal surface for field emission. The tung
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sten and titanium metals are deposited by dc magnetron sputtering followed by
liftoff lithography and therm al annealing. Selected devices with a cathode to an
ode spacing of 0.8 /im are electrically characterized in 2 to 5 x 10~ 9 Torr vacuum.
A maximum static current of 26 fiA current is obtained. The I-V characteristics
of lateral trajectory devices with a knife-edge cathode are compared with Fowler
Nordheim theory. Good agreement occurs if the cathode apex radius is approxi
m ately lOnm. Based on a Fowler Nordheim model the effective fraction
knife-edge emitting electrons is in the range

3

7

of the

to 80%.

This research includes the first experimental verification of the effect of de
flection electrodes to confine the electron beam. Characterization and modeling
comparisons for vacuum microelectronic devices with a knife-edge cathode and
lateral electron trajectory are described for the first time.
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C hapter 1
Introduction
Vacuum microelectronics is a new field made possible by advances in microstruc
tures and nanofabrication technology. Vacuum microelectronic devices are further
characterized by a wide operating tem perature range, nuclear radiation immunity,
higher emission current density potential, and lower power consumption than of
the thermionic emitters. T he low mass of the electron provides a higher carrier
m obility than GaAs or any solid state device. These features offer the potential
for wide variety of applications.
In Chapter 2, the recent trends of applications are described and concepts
of device physics and integration are discussed. In Chapter 3, fundamentals of RIE
are presented. Chapter 4 describes the applications of silicon micromachining to
the formation of vacuum microelectronics. Detailed qualitative and quantitative
descriptions are given for different mask layers.
Chapters 5 and

6

describe the new processing technology for the fabrication

of unique field emission tips for lateral electron trajectories. C hapter 5 gives an
analysis and new technology for the recessed diode with cusp cathode and two
deflecting control grids. C hapter

6

describes processing and characterization of

the tungsten knife-edge em itter. C hapter 7 presents the summ ary and conclusions
of this research together w ith a table of published field emission tip results.

1
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C hapter 2
T h eoretical review and
applications
2.1

T h eory o f electron em ission

Field emission is dependent upon the shape and work function of emitting m aterial
or vacuum environments which affects the work function.
Work function for field emission is modeled by (1) a close packed surface,
and by (2) a loosely packed surface [Ref.2-1]. If the extrinsic species are adsorbed
into the surface, the work function may increase or decrease by the amount of
A<f> = 2irPiNs6 where P,, 0, N s axe the dipole moment, the fraction of filled surface
sites and the num ber of ad-sites, respectively.
For a strong electrical field, the field emission barrier may be sufficiently
reduced in w idth so th a t the excited electrons can tunnel out into the vacuum.
The surface potential barrier profile from Gomer and Modinos [Ref.2-1, 2-2] is
shown in Fig.2.1 for a m etal surface.

2
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Figure.2.1. The surface potential barrier seen by an electron in a field emission experiment(solid line). The contribution of the image potential and of the applied field (F =
0 .3 V /A ) are shown by the broken and the broken-solid line, respectively [Ref.2 - 2 ]
A infinitely-deep m etal surface from —oo to 0 in z axis is assumed in
Fig.2.1. An electron situated at a distance z from a plane surface of perfect con
ductor is affected by the image force. Therefore, the potential energy of electrons
on the vacuum side of the m etal -vacuum interface, isgiven by
V (z) = E F + < f> -^
where E f isFermi

(2.1)

level and <j> is work function (seeFig. 2 . 1 ) and is valid for

z > 3A. The units of V(z), E f and (f>axe eV.
For z < 3A, the detailed shape of the potential barrier also depends on
the metal surface [Ref.2-2]. When the external electrical field F is applied, the
electron potential energy is given by
V (z) = E f + <f>V(*) =

e2

4z
0,

eF z,
( z < z c)

(z > zc)
( 2 .2 )

3
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where zc is determined by V (z c) = 0.
The transmission coefficient and reflection coefficient for electron emission
axe obtained by WKB m ethod from the Schrodinger equation with the variations
of above mentioned potential energy [Ref.2-3 ]. A general emission current density
equation which is known as the F ow ler -N o rd h e im e q u a tio n derived using the
WKB approximation [Ref.2-4] is at low tem perature,
J ( F ) = A 'F 2 exp (~B'<j>3/2/F )

(2.3)

where,
A ' - e3/[16
B ' = (4 /3 e)(2m /ft)'/S[l££n£Z£]
t(y) = v(y) — § 2/ ^ , where v and y are numerically defined from the derivations
[Ref.2-4]. This Eq(2.3) is the most im portant equation in field emission theory
that is describing the relationships between current emission and work function.

2.2

Q u an titative analysis o f em ission m echanism

From the field emission current given by Eq.(2.3), In ( J / F 2) versus 1 / F may be
plotted. The plot has straight line whose slope is given by
Sfn ~

d ln ( J /F 2)
n ^ . , S . 7 9 y / f , lS„
i ( l / F ) = -0 .6 8 3 3( ---- ^---- )<^

(2.4)

where 0.3V/A < F < 0.5V/A and s(y) = v(y) —y / 2 ^ .
While in principle work function could be determined from a measure
ment of slope, the surface potential barrier due to the image force and local
effect such as adsorption prohibits the absolute value of work function from being
determined[Ref.2-2].
The emission current with image force is at least

10

times lower th an th at

without image force. [Ref.2-5]. The slope of the related FN plot with image force
4
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included is changed by less than 5 % from the slope of the FN plot w ithout the
image force.
The potential barrier is lowered by the external electrical field. The work
function is partly determined by lattice structure, tem perature and adsorption of
other species. Chemisorbed atoms form a strong electrostatic bond and dipole
layer at the surface. Electropositive atoms like thorium and barium are adsorbed
as positive ions and make it easier for electrons to tunnel out into the vacuum, by
lowering th e work function. Electronegative atoms like oxygen and fluorine make
it difficult for an electron to escape by increasing the work function.

2.3

F ield em ission from sem iconductors

Processing steps may leave an adsorbed layer on the semiconductor surface. The
adsorption layer, like ionic bonding on a semiconductor surface, forms surface
states w ith a sharply defined electron dipole layer. This is analogous to the work
function increment resulting from adsorption on a metal surface. If there is no
surface charge, the penetration of the applied field increases and work function is
reduced. If the electronegative surface charge is high enough, charge is densified
and field penetration is difficult increasing the work function.
The effective work function <f>for electron emission into a vacuum results
from the sum of several potential barriers existing at the surface.
<t>— <t>i + Eg ± <f>p + <f>a

(2.5)

where <f>i, E g, 4>f and <j>s are the intrinsic work function, the energy band gap, the
energy barrier variations due to Fermi energy level penetration, the energy bar
rier variations due to doping density. For a lightly doped N-type semiconductor
w ithout surface states, the effective work function is (f>= <£,• corresponding to a
near-intrinsic, low field condition. For a lightly doped P-type semiconductor the
5
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work function increases by the amount of the energy band gap to

<f> — <f> i+E g .

For

a heavily doped P-type semiconductor, the work function increases further by the
amount of Fermi energy penetration

<j>F into

the valence band to

<j> = <j>i + E g + <j>F.

For heavily doped N-type is decreased by the amount of Fermi energy level pene
tration

<j>p into

the conduction band to <f>=

<f>i— <f>F.

W hen the semiconductor bulk

doping is small, the electric field penetrates into the semiconductor and the sur
face space charge layer widens. Thus the work function component <f>„is increased
further. For instance, in a heavily doped N-type semiconductor ^ = fa —<f>p + 4>s
where <j>a is the additional energy barrier due to N-type doping density N d where
a narrow surface charge layer forms. From Poisson’s equation, the additional
energy barrier due to the electric field penetration into the semiconductor is
*. =

(2 -6 )

where N d , e, Z, and K are the donor doping density, the charge of electron, the
thickness of the surface state, and the dielectric constant, respectively.
The effect of additional surface positive charge ( for example, thorium and
cesium) is to reduce the thickness of the surface space charge barrier and thus
lower the work function for N-type material. Similarly, the effect of electronegative
surface charge ( for example, fluorine or oxygen) is to increase the width I of the
surface space charge region and thus increase the work function component <pa.
For the emission from the conduction band from the Fowler Nordheim
theory, the current density is given by

J = ( ^

^

^

- 6 -S x , 0 ^ s' s^

<2-7>

where n, e, K , T , m , and F are the number of electrons per cm3 in the conduction
band, the charge of electron, the dielectric constant, the tem perature of field
emitter, the mass of electron, and the surface electric field, respectively [Fig.2.2].
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V olenc* B o n d
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v //./
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Figure 2 .2 . (a) Diagram illustrating field emission from a semiconductor; Emission from
the valence band results in creation of positive hole there, (b) Field emission from
semiconductor with field penetration: (i—Fermi level, <?i=ionization energy, Vo=lowering
of the conduction band at the surface due to field penetration, (j>— (fj. — Fo)=effective
work function, F = applied field, F /K = field in semiconductor at surface. [Ref.2-l].
7
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When the field penetration without surface state effects is assumed [Fig.2.2.b],
the emission current density is obtained by multiplying J in Eq.(2.5) with e~Vo^kT,
since the energy lowering Vo of the conduction band at th e surface due to field
penetration is induced.
The total emission current density for semiconductor can include compo
nents of electron emission from energy levels in both the conduction and valence
bands. For instance, a P-type semiconductor em itter operating at a high temper
ature can have appreciable electron population in the conduction band and thus
a strong Jc component:
too
Jc — 6 I
JO

jc(£s)d€a

r-E g
Jv

=

€

I

J—oo

jv i^ s 'jd t g

where es, e, and E g are the energy distribution, the m agnitude of electronic charge,
and the energy gap between conduction band and valence band, respectively. The
parameters in the j c, j v, are total energy distributions of the electron from the
conduction band, and the valence band, respectively [Ref.2-6]. The integration
limit

(0

in the above eq’s) reference potential is at the bottom the conduction

band.
A similar analysis applies to the case of metallic em itters. For the case of
metallic emitters of course the only valid case refers to extremely heavily doped
N-type bulk m aterial w ithout any energy band gap. For the case of metals, the
effective work function for tunneling electrons simplifies to <j>— fa + <f>, consistent
with the above discussion. In the case of both semiconductors and metals, the
presence of significant surface charge species Q, can very significantly raise or
lower the overall work function by affecting (j),.
The previous discussion of the effect of surface charge Qa has been simpli
fied. A more precise discussion follows.
8
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2.4

F ield em ission through d ielectric layer

There are two types of adsorption which form surface dielectric layers; physi
cal adsorption and chemical adsorption. Physical adsorption has Van Der Waals
force coupling, and chemical adsorption has tight bonding for one or more atomic
layers. Chemical adsorption is generally a type of covalent bonding instead of
ionic bonding. Typically, the maximum thickness of an adsorbed layer film on
semiconductor and metal is 20-30 A. Tunneling through an adsorbed dielectric
layer is affected in th a t ( 1 ) the field within dielectric shell (reduced by 1 /K where
K is the dielectric constant), (2) the image potential is reduced by l/K , (3) the
potential energy of electrons in the dielectric layer is reduced by an average polar
ization energy, (4) each inert gas atom such as Ar, Kr, and Xe is electropositive
and represents a short range but deep attractive potential for electrons. Factors
1) and 2) contribute to an increase, while 3) and 4) contribute to a decrease of
effective work function, respectively.
The potential energy of an electron in an electron emission on the vacuum
side of adsorbate covered surface is given by

V M - S r + ^ - ( g y - eF , - g g g

- (1 + ^

+ o

(2.8)

where E p, <j>ad, F , and / are Fermi level, work function of the adsorbed layer, exter
nal applied field, and thickness of dielectric layer, respectively [Ref.2 - 6 ]. Equation
( 2 .8 ) is for z > zc as in Fig. 2 . 1 with the adsorbed layer. Eq.(2.2) also represent
the potential energy of electron for z > zc as in Fig.2 .1 with the clean surface.
The effects of a surface oxide to increase the work function were shown recently
by Yang et al [Ref.2-7].
An additional case, for the tunneling through oxide, including MIM (metalinsulator-m etal), MOMOM(metal-oxide-metal-oxide-metal) and MOMVM(metal9
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oxide-metal-vacuum-metal) surface film has been reported by Ref.2-8.
When the metallic adsorbate on tu n g ste n is considered, the work function
is normally reduced, except for Au on tungsten where the work function increases
[Ref.2-9]. This depends on th e properties of m etal/m aterial at the metal/vacuum
interface. However, the n atu re of these phenomena is not clearly understood
[Ref.2-9].

2.5

D esign o f a field em itter

Dyke et al [Ref. 2-10] reported the relationships between the emission current
density and the electric field for a diode (emitter and anode). This reference
expresses the electric potential at a tip:
V = [ ^ ] [ r * - Ton+,r -n - 1]Pn(cos0)

(2.9)

in spherical coordinates -r and 0, and where J2, V]ro, Pn(cos 6) and 0 are the
emitter-to-anode distance, applied potential, radius of em itter sphere, Legendre
polynomials and cathode sidewall angle with respect to the vertical axis for ver
tical type cathode, respectively.
A typical field at the tip is 107 < F <

108

V /cm . As 0 increases, the

electric field rapidly decreases and the emission current also decreases. McCord et
al [Ref.2 - 1 1 ] used the spherical model in the method of images to get an improved
calculation for STM applications. His results show field distributions similar to
those obtained by Dyke [Ref.2-10]. To achieve the maximum emission current,
the tip radius should be as small as possible. The sharpest tip with an atomic
range radius has been reported by Marcus et al [Ref.2 - 1 2 ].
Factors limiting the maximum current density of a field em itter array
(FEA) for a various tips was described by Utsumi [Ref.2-13]. One fundamen
tal limit for current density in an FEA is thermal instability due to Joule ( I 2R
10

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

loss) heating by electrical current flow in a nano scale emitter. The field emis
sion current is approximated by I = Jr% where J and tq are the field emission
current density at the em itter and the em itter radius, respectively [Ref.2-13]. If
I is too high, Joule heating effect becomes serious and the em itter tip m ay be
metallurgically damaged. Utsumi [Ref.2-13] calculated the maximum emission
current density before melting to be Jmax — 1 0 6 v'2Tm<t£ A /c m 2, where

Tm , h

axe electrical conductivity(Slcm)-1, therm al conductivity, melting point(°C ) and
em itter height (cm) from the substrate, respectively, simply assuming a simple
cone shape em itter pedestal.

2.6

Factors governing field em itter op eration

Electrical breakdown strength, the tip therm al stresses, and the m aintenance
of a clean emission surface axe factors lim iting maximum em itter current over a
period of time. For this purpose, an u ltra high vacuum (UHV) system is required.
However, the operation of these devices in vacuum at pressures as high as 10~ 3
Torr atm osphere has been dem onstrated. [Ref.2-14,15].

2.T

M od eling factors for th e device in tegration

Spindt et al [Ref.2-16,17] have reported simple design models for devices w ith a
vertical (normal to substrate) electron trajectory. Referring to their data, the
distance between grid and emitter, and the height of the tip must be considered.
For a wider gap between anode and cathode, a higher voltage bias is required.
Reduced anode-cathode separation d in Fig.2.3 reduces the bias voltage needed.
At a larger bias voltages the device dielectric layer can be broken down electrically.
In order to avoid these problems, the careful design techniques axe required. W ith
small bias voltage, the smaller em itter radii (r 0 in Fig.2.3) and the higher tips (h in

11
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Figure 2.3: Field emission vertical microtriode model [Ref.2-14]
Fig.2.3) axe preferred. From Brodie [Ref.2-14], d = 0.5^m, h = 1.5^tm, Va =
, Vg =

10V

20V

are feasible for the field emission w ithout electrical breakdown where

Va and Vg are anode and gate bias, respectively from Fig.2.3.
Orvis et al[Ref.2-18] has also presented the design rules for vertical devices.
According to Orvis et al, for P -type m aterial, the electrical field will create a de
pletion region on the silicon tip th a t will significantly reduce the field enhancement
and the field emission rate. Heavily doped N-type ( more than 1017 a to m /cm - 3 )
is a superior m aterial. It does not form a depletion layer and works like a m etal
surface. The electric field effect at the grid is im portant, since the emission from
the electron extraction (positive bias) electrode may occur. This secondary emis
sion effect represents undesirable leakage current from the extraction electrode to
the anode in 3-element devices.
Electron trajectories and design descriptions have been published for a
12
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lateral device modeled by C arr et al [Ref.2-19] with a SIMION*.

Simulation program from the Idaho National Engineering Center
13
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C hapter 3
Fundam entals o f R IE
3.1

T h e concepts o f R IE sy stem

A reactive ion etching system is shown in Fig 3.1(a) with voltage potential dis
tributions between the anode and the cathode in Fig.3.1(b). Fig.3.l(a) shows
the block diagram of typical reactive ion etcher. This system has an asymm et
rical electrode structure. Between electrode and plasma, a Crooke’s dark space
is formed[Ref.3-l]. This dark space is also called the sheath area. A detailed
description and analysis of the dark space is given by Brown [Ref.3-2].
Positive ions are created and accelerated primarily in the dark space. The
potential difference across the dark area is an im portant param eter for the ion
etching and is given by
v^

=

§

,n m

:

w

where Vp, M e, M i, V},-, Te, and T| are plasma potential, mass of electron and ion,
substrate potential and tem perature of electrons and ions respectively [Ref.3-3].
Since the plasm a has a very low electric field, the space within the plasm a
is essentially equipotential at Vp. If an isolated substrate is inserted into the
plasma, the substrate takes on a “floating potential” V j The plasma potential
Vp is always greater than the floating potential V T h i s potential Vp —Vj, drives
ions up against the substrate and enhances ion etching process.
14
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Fig.3.1.b shows the potential distributions with Va and Vc which are the
anode and the cathode potentials, respectively. The substrate is m ounted on the
cathode w ith Vc. The potential difference between the cathode and plasm a plays
a m ajor role of the acceleration of the ions and the electrons in the system.
In order to provide maximum rf power delivery in the system, the capaci
tance for impedance matching should be adjusted in Fig.3.1.[Ref.3-4].

15
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Figure 3.1: Schematic representation of (a) reactive ion etching system and (b)
plasma potential distribution between anode and cathode
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3.2

E tch variables

There axe several variables of RIE th at strongly affect the etching process. Control
variables are as follows: the residence time of the etchant gases, the conductance
of the pumping system, chamber operating pressure, rf power of the RIE, rf
frequency of the RIE, electrode spacing, and area of electrodes.
As each substrate etches through different etching mechanisms, flow rate
for different etchant gases m ust be carefully selected for different substrates. The
following detail analysis refers to Chapman and Vossen et al [Ref.3-5,6].

3.3

S election o f etchant gases and etch ing m ech
anism

The precise m ixtures for etchant gases should be decided empirically. Generally,
Al and III-V compound semiconductors are etched with chlorine-based etchants,
while dielectrics and silicon /silicides axe etched with fluorine-based gases. Re
fractory metals including W and Mo are also generally etched with fluorine-based
gases as the sublim ation tem perature of the W and Mo with fluorine gases is
lower than th a t w ith the chlorine-based gases.
For silicon etching, oxygen gas is typically mixed w ith CF 4, because oxygen
increases the etch rate and prohibits polymer formation during etching.

The

maximum etch rate of silicon is obtained when the flow ratio of O 2/C F 4 is 0.150.20 [Ref.3-7,8].
The etching mechanism for the silicon with these gases (CF 4 with 0 2) is
given as follows: when C F ° is bombarded with electrons, m ajor ion species for
etching such as CF 3 are generated. This C F 3+ sputters the silicon surface and
breaks the Si-Si bonds. This results in the highly reactive radicals such as CF°
or F° reacting w ith the dangling Si surface bonds, and forming the volatiles such
17
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as SiF 4 which can be exhausted. The role of the oxygen molecule in this step is
th a t it removes carbon atom by forming C 0 2 gas, and increases net atom ic F°
concentration. The increased F° radical induces the high etch rate by forming
SiF 4 . If the O 2 concentration is too high, the Si etch rate decreases because oxygen
reacts w ith F° and reduces the a m o u n t of the F° radical. If the O 2 concentration
are too low, the polymer layer can be easily formed [Ref.3-9].
To control the etching of S i0 2, H 2 gases are normally mixed w ith CF4.
Since H 2 removes F° radical, the density of C° radical increases. The C° radical
reacts w ith the oxide to form volatile C 0 2. At high H concentration, the ratio
of F /C decreases and (C F2)„ polymer is formed. It is caused by the association
of fluorocaxbon radicals on the surface at high pressure [Ref.3-9].This polymer
passivates Si surface and hinders it from being etched.
In either silicon or silicon dioxide, the addition of Ar gas to fluorine gas
increases enormously the etch rate because Ar+ ions sputter the surface w ith a
higher yield compared with other positive ions [Ref.3-10]. Detailed therm ody
namic mechanisms and surface reaction chemistry are explained in Ref.3-10.
In order to predict the etch rate of any specific reactive ion etching process,
three mechanisms must be considered: (1) sputter etch, (2) chemical etch and (3)
ion assisted chemical etch. The etch rate of silicon by these three mechanisms
can be calculated as follows:[Ref.3- 1 1 ]
1) Sputter etch rate is given by (unit; A/min):

ER , =

(3.2)

where r , on ,YP, and N are the ion flux, the sputter yield of ions at ion energy
under investigation and the atomic density of the substrate, respectively;

18
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2) Chemical etch rate(does not require an initial sputtering):
ERc = ^

(3.3)

where T„ ,and Yn are the radical flux and the reaction probability of radicals with
substrate, respectively;

3) Ion assisted chemical etch rate (requires an initial sputtering):
nr
ER, = —

Y

(3. 4)

for r <onn < r „ , and
= ^

(3.5)

for r \ o n j i ^
where n and Yn are the number of adsorbed radicals activated by incident ion
and the chemical sputter yield of the ion at ion energy, respectively. The detail
chemistry of etch process (3) is a combination of (1) and (2).

19
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C hapter 4
R IE techniques for silicon
sidew all angle control in
m icroengineering
This chapter describes R IE techniques with silicon substrates for initial process
ing of semiconductor field em itter array cathodes for vacuum microelectronics. A
secondary focus is process research for optical reflecting gratings for opto- and
micromechanical devices. These applications each require control of the sidewall
angle and apex radius. In this chapter, we describe micromachining control of
trenches with remainder sidewall angles varying from 15 to 60° and resulting apex
ridge radii of as small as 40nm. A fluorine-based chemistry (C F 4 /O 2 ) with oblique
angles for the incident beam (tilted substrates) and overetching is used. The use
of both deep UV-hardened photoresist and aluminum as RIE shadowmasks is
compared. Unannealed aluminum as a shadowmask for R IE micromachining has
the advantage of lower etch/sputtering rates and higher process tem perature tol
erance compared to photoresist in the CF 4 /O 2 RIE system. Etch environments
in the pressure range 30 to 80 mTorr with CF 4 / 0
power

100

to

200

2

flow rates of

2 0 /2

seem, rf

watts, and etch duration 30 min. are described. Both tilted

and untilted substrates mountings were studied. Under these conditions, the
surface erosion is primarily a combination of ion milling and chemical etch mech20
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anisms. Both P-type and N-type substrates of lOOnm diam eter wafers were used.
Relatively sharp single- and double-ridged silicon structures were obtained using
the photoresist shadowmask on untilted substrates. The photoresist shadowmask
provides an advantage over Al only for the sidewall orientation 6t = 20° where
we were able to specify a condition for obtaining a sm ooth optically reflective
surface. The more vertical sidewall angles obtainable w ith th e unannealed Al
shadowmask should perm it fabrication of field em itter cone or ridge cathodes on
pedestals with higher height-to-width ratios. A field cathode pedestal with a more
vertical sidewall results in a higher electric field at the electron emission tip or
ridge.

4.1

O verview

The results described in this chapter are applicable to th e initial processing of
semiconductor cathodes for vacuum microelectronics devices[Ref.4-l,2,3] and to
the controlling the blaze angle for optical diffraction gratings[Ref.4-4,5]. Each
of these applications require control of the sidewall angle 0a in Fig.4.1. Similar
structures also have application for some trench capacitors and several specialized
microelectromechanical devices. RIE as a tool for microengineering has been used
for shaping sidewalls for laser m irror facets[Ref.4-6] and for SAW (surface acoustic
wave) devices[Ref.4-7,8]. Related R IE studies describe sidewall control in trench
structures including electrical device isolation and capacitors[Ref.4-9,10,ll,12].
The effects of RIE processing on surface topography w ith b o th experimental re
sults and modeling d a ta have been reported for several VLSI circuit fabrications
[Ref.4-13,14,15,16,17,18].
Previous work w ith R IE systems has established th a t th e wafer tilt angle 6t
in Fig.4.1 and etch environment greatly affects the resulting sidewall angle 0a. In

21
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this chapter, we compare the use of photoresist versus aluminum as a shadowmask
in th e R IE etching process for controlling the sidewall angle and apex sharpness.
Generally, the maximum etching anisotropy is obtained at maximum beam energy
and lowest pressure under conditions generally described as ion beam milling. Ion
beam milling becomes significant at pressure levels of less than 10 mTorr and
totally dominates the etching process a t pressure levels of 0.1 m Torr and less.
The striations and general roughness of the ion beam milled surface , however,
are unacceptable for our applications.
At pressures higher than 10 mTorr, the density of neutral chemical etchants
becomes significant and a smoother, more isotropically etched surface results. We
have etched at higher pressures ranging from 30 to 80 mTorr in order to obtain
a more desirable surface smoothness and also to increase the etch rate. In this
chapter, the ridged structures created by etching with both resist and metallic in
situ shadowmasks for tilted substrates axe compared with results for conventional
etching of untilted wafers. The prim ary objective for this work is to develop and
further understand the RIE process which permits control of the sidewall angle
and the sidewall smoothness in the situations selected.

22
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Ion Beam Flux

E

Figure.4.1. Definition of sidewall angle 6, and wafer tilt angle 6t
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4.2

E xp erim en tal P rocedures

Etching is done with an MRC RIE-51 system using CF4, 0 2, and Ar sources. The
chamber base pressure was 2xl0-5 Torr. The controlled operating pressures were
in the 30 to 80 mTorr range during CF 4 /O 2 flow. The 13.56 MHz power source
of 100 to 250 w atts provided 500 to 800 volt rf peak-to-peak voltage levels across
the plasm a diode. The reactor anode-cathode separation was 6 cm. Untilted
wafers (dt — 0°) are positioned flat against the cathode. Stainless steel wedges
were used to tilt the wafer on the cathode for the etching at angles of 6t= 20 and
45°. Wafers of [ ill] orientation, 100 mm diam eter, heavily doped with arsenic or
boron of less than 0.003 ficm resistivity were used. The wafers were patterned
with four shadow films: (a) deep UV-hardened positive AZ1518 photoresist, (b)
same resist not deep UV-hardened, (c) annealed Al, and (d) non-annealed Al.
Processes (a) and (d) were found to be superior for our applications. Wafers were
patterned using 1.23/xm linewidth and 4.0/zm pitch photomask which results in
positive and negative final shadow “top h a t” images for positive photoresist and
Al, respectively. For the photoresist processes (a)and (b), a 1.8 fim thick resist
was applied at 5000 rpm(40 sec.), preceded by HMDS (Hexamethyldisilazane:
10% in Xylene) spincoating at 6000 rpm (30 sec). The UV lithography exposure
was preceded by a soft bake at 110°C(1 min). The exposed wafer was developed
with Shipley MIF312 (50% H20 ) followed by a hard bake at 125°C (1 min). A
final deep UV (flood exposure) hardening was accomplished while ram ping the
tem perature from 125 to 180 °C (6 min).
T he above mentioned processes (c) and (d) use an Al liftoff image-reversal
technique for RIE-shadowing. An underlying 1.4 fim film of AZ 5214E resist was
hardbaked at 125°C for 1 min. and UV floodexposed at 365 nm wavelength.
Following development in MIF 312 (50%H2O), a 0.22/Ltm e-beam deposition of Al
24
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was made. The AZ 5214E sacrificial layer under the Al is next lifted off with
an acetone rinse and ultrasonic agitation. The Al shadowmask now serves as
an in situ “top h a t” shadowmask for RIE micromachining. In our F-based RIE
process an etch rate selectivity of 18X was observed for Si substrate versus the
unannealed Al shadowmask. For comparison the Al film was annealed at 350°C
(30 min). The Al is etched with CF4/ 0 2 (20/2 seem) at 30 mTorr using a 200
w att power level. Following RIE the remaining Al was removed by H 2SO 4 : H 20 2
(1:1) solution.

4.3

R esu lts and discussion

4.3.1

Overetching with photoresist mask at 6t = 0°

Figure 4.2(a) is the SEM cross section view of a structure obtained by two-step
RIE etching w ith a deep UV-haxdened AZ 1518 mask on untilted wafers. RIE
in this experiment continues even after the photoresist was completely etched
away. This is referred to as “heavy overetching” in this experiment. This figure
shows symmetrical sidewalls for a wafer oriented for normal incidence (tilt angle
9t= 0). A two-step etching sequence was used at a 100 w att power level. The
first step at 80 m Torr(CF4= 10 seem) for 15 min. creates a ridge structure with
rounded sidewalls. During the second step, pressure was reduced to 40 mTorr
(CF4/ 0 2= 30/7 seem) for 15 min. and sharp sidewalls are created. The first
step creates a smooth surface topography. The second step creates a more abrupt
sidewall although the sidewall striations increase. The process etch profile for an
untilted wafer etched with for different periods of time is shown in Fig.4.2(b).
The “top h a t” photoresist has been exposed to more incident photon energy near
the sidewalls during the lithography process. This result of photo-diffraction in
turn causes the photoresist to be more retardant to RIE etching near the sidewall
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also.
In Fig.4.3(a) and (b), a single-step process is used to define ridge structures
w ith N-type and P-type wafers, respectively. A sharp edge a t the apex of the
ridge is more readily obtained with the N-type substrate in Fig.4.3(a) compared
w ith the P-type case of Fig.4.3(b). The debris on the left and right sidewall
in Fig.4.3(a) is photoresist polymer. Flow rates of CF4/O 2=20 / 2sccm at 30
m Torr for 30 minutes were used for N- and P-type substrates using power levels
of 200 and 150 watt, respectively. The resulting apex radii of 40nm for the Ntype and 300nm for the P-type m aterial are estimated from SEM cross sections
as in Fig.4.3(a) and Fig.4.3(b), respectively. N-type m aterial provides the lower
work function for field emission cathodes and is usually preferred for vacuum
microelectronics.
The ridge structures of Fig.4.3 using a single-step process described above
can be oxidized to fabricate M arcus-type field emission cathodes for devices with
vertical electron trajectories[Ref4-19,20,2l]. The double-ridge structure of Fig.
4.2 obtained with the two-step process may prove useful for obtaining cathode
tips oriented at an oblique angle more useful for field emission devices with a
lateral electron trajectory [Ref. 4-22].
For the optical grating application, the P-type substrate resulted in a more
planar sidewall (desirable) compared with the N-type starting m aterial. The onestep process of Fig.4.3 is used for the optical structure.
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Etch Time = 5 min

Etch Time = 15 min

(b)

Etch Time = 30 min

□
W m

PHOTORESIST
SILICON SUBSTRATE

Figure.4.2. SEM m icrograph of ridge cross-section with resist mask and norm al incidence
6 = 0 °.
(a) N-type [ il l] w ith photoresist mask under CF4/O2=20sccm/2sccm at 30 m Torr, 200
watts with aceton cleaning, (b) P-type [111] under the same etching condition except
150 w atts and P iran a h cleaning.
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Figure.4.3. SEM micrograph of ridge cross section with resist m ask and normal incidence
6 = 0 °.
(a) N-type [111] with photoresist m ask under CF4/O 2=20sccm /2sccm at 30 mTorr, 200
w atts with aceton cleaning, (b) P-type [ il l] under the same etching condition except
150 w atts and Piranah cleaning.
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4.3.2

Wafer inclination w ith photoresist mask

A series of experiments w ith heavily doped N-type substrates were performed us
ing deep UV-haxdened photoresist as the only mask for defining trench structures.
The sidewall angles 0sl and 6,2 defined in Fig.4.1 are controlled by tilting the sili
con wafer with respect to the plane of the cathode. Fig.4.4 shows a wafer tilted at
an angle 8t during the etch process with positions # 1 through # 5 defined along
a diam eter. The tilted wafer exhibits an increasing dark space thickness along
the wafer diameter from position # 1 to # 5 . The kinetic energy for ions colliding
w ith the wafer surface increases from position # 1 to position # 5 . The milling
rate due to the ion also generally increases from position #1 to position # 5 for
tilted wafers corresponding to the increased energy of the incident ions as will be
detailed in next section. The less dominant but important etching mechanism is
th a t of the chemical reaction at the silicon surface. The chemical etch rate due
to unmasked free radical generally decreases from position # 1 to # 5 .
For untilted wafers 8t = 0° the dark space thickness is a uniform 1.5 cm.
For a tilt angle #t=20° illustrated in Fig.4.4(b), the dark space thickness ranges
from 1.5 cm at the cathode surface (position # 5 ) to 0.5 cm at the wafer position
near the anode edge (position # 1 ). The dark space always forms on the wafer
surface adjacent to the plasm a glow.
Figure 4.5 shows three SEM cross section photo views and the correspond
ing drawn cross sections to show the photoresist shadowmask. The Fig.4.5 SEM
views at position # 1 , # 3 , and # 5 are all obtained with the wafer tilted 8t = 20°
and w ith 30 min. of etching. Figures 4.5 (a), (b), and (c) show cross sections
at position # 1 , # 3 , and # 5 , respectively. In Figure 4.5, the draw n cross sec
tions each include an insert view of the photoresist shadowmask at t — 0 and t=
5 m inutes. At the start of etch t= 0 , the photoresist shadowmask is rectangular
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in cross section as shown. Following a 5 minute etch the photoresist has eroded
substantially as shown. The etching of the photoresist continues until it is entirely
removed w ithin approximate 15 minutes.
T he sidewall angles 9ai and 9a2 defined in Fig.4.1 vary with position along
the diam eter of the tilted wafer as shown in Fig. 4.5. The dominant surface
removal mechanisms that can affect the sidewall formation are (1) ion milling due
to physical ion bombardment, and (2) formation of volatile silicon compounds by
neutral species. Also surface topography can be affected by buildup occurring
when the volatile silicon compounds are redeposited on an adjacent sidewall by a
local reactive redeposition. In addition, components of the photoresist “top h a t”
can be sputtered onto a sidewall and thus reduce the etch rate on the sidewall.
In Fig.4.5(a), the sidewalls are asymmetrical indicating an isotropic etching
process at location # 1 . At this position the dark space has minimal thickness and
the ions impinge upon the wafer surface with lower kinetic energy. The silicon
surface here is closer to the plasma and should contain a higher density of free
(un-ionized) radicals which are known to etch isotropically. In this case sidewalls
of approxim ately 40° and 15° are observed for 6a\ and 9S2 , respectively.
In Fig.4.5(c) the maximum asymmetry is observed at location # 5 . The
shadowed surface shows the striations characteristic of kinetic impacts from the
incident ion stream.

The maximum sidewall angle 6a2 = 60° is observed for

this case. The smooth surface of sidewall 9a1 is not characteristic of ion milling
although a strong ion beam flux exists at location # 5 . The clean 9a\ surface in
Fig.4.5(a) shows no evidence of sputtered photoresist debris. We believe the most
likely mechanism accounting for the 9a1 surface smoothness is reactive redeposi
tion excited by the ion beam. The sidewall topography shown in Fig.4.5(b) is
interm ediate between the (a) and (c) cases and thus is a mix of these same pro-
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cesses. This technique provides the optical gratings w ith the desirable sidewall at
position # 1 and # 5 . There is a yield problem in th a t the m ost desirable sidewalls
do not occur at all wafer positions # 1-5.
Fig.4.6 summarizes th e sidewall angle observations obtained from a series
of SEM photos including those of Fig.4.5. A photoresist “top h a t” or shadowmask
is used in Fig.4.6 w ith a 30 min. etch and an N-type substrate tilted 0t = 20°.
This plot clearly indicates th e complex nature of the erosion mechanisms as the
sidewall angles 6S vary across the wafer diameter. The sidewall angle 6,2 = 60°
obtained at location # 5 is primarily due to the ion milling. If the shadowmask
would remain intact and th e etch time extended, we expect th at 0s2 at location
# 5 will eventually equal to 20° in alignment with the incident ion beam. At
location # 1 , the smooth sidewall 0a2 = 15° observed is dom inated by a chemical
etching assisted by the directional ion beam. The fact th a t sidewall

is an

almost constant 40° across the wafer diameter from location # 1 to # 5 is only
fortuitus considering the complex interplay of surface erosion mechanisms. At
other tilt angles 6t = 20° we do not expect the sidewall 6S\ to remain constant
across the diameter.
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Figure 4.4: Reference notations defined (a) Reference locations defined on th»*
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Figure.4.5 SEM m icrograph (left) and corresponding cartoon view (right) showing side
wall profiles obtained w ith an N-type substrate using a photoresist mask 0t=2O°, CF4/O 2=20
sccm /2 seem, 30 m Torr, 200 w att for 30 min . (a) etch location ^ 1 - (b) etch location
# 3 (c) etch location # 5
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4.3.3

Sidewall angle results w ith A1 liftoff mask

U nannealed aluminium etches a factor of 30x more slowly in the CF 4 /O 2 sys
tem compared with photoresist. We have taken advantage of this differential in
defining an A1 liftoff process for creating deep trench structures on Si substrates.
T he R IE etch rate for A1 with a CF 4 / 0

2

flow of 20/2 seem and a

200

w att rf

power level is 50A/min (6t = 0 °). This compares with an etch rate of 880A/m in
for Si under the same conditions. The annealed A1 mask w ithstands the RIE
flux for 30 minutes, compared to 15 m in for the photoresist and thus perm its
deeper substrate trenching compared w ith the previous case for the photoresist
shadowmask.
A series of SEM views obtained using an A1 “top h a t” shadowmask are
shown in Fig.4.7. These SEM cross section views are obtained a t location # 3 .
All trenches in Fig.4.7 are approximately 3.3 fxm in depth. The mask used for
the A1 process is the reverse of th a t used for the previously described process in
Fig.4.2,4.3, and 4.5. The A1 shadowmask is defined using the mentioned liftoff
lithography process. The sampled figures are obtained from the middle of the
wafer a t location # 3 .
Figure 4.7(a) and (b) compare the trenching structure at 6t = 0° for unan
nealed and annealed A1 shadowmasks, respectively. The aspect ratios, sidewall
angles and trench depths were uniform over the entire wafer for this 6t= 0 ° case.
W hile the annealed A1 of Fig.4.7(a) survived the 30 min etch, the annealed A1
m ask was etched away at the periphery prior to the end of etch in (b). The
increased size of A1 grains which results from the therm al treatm ent accounts
for th e faster etch rate observed in the annealed A1 film. The edge loss of the
faster-etching annealed A1 film during RIE resulted in the creation of the wider
trench of Fig.4.7(b) compared to (a).
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Figure.4.7 SEM photo micrographs of ridge formation w ith A1 shadowmask on N-type
substrate - CF 4 / 0 2= 2 0 sccm / 2 sccm, 2 0 0 w att,30 mTorr for 30 m inutes, (a) unannealed
mask at 9t= 0°, (b) annealed mask at 9t= 0°, (c) unannealed mask at 9t= 20°, (d)
annealed mask at 9t— 20° and (e) unannealed mask at 0t= 45°. All views are at wafer
location # 3
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The sidewall cross section with the wafer inclined w ith a tilt angle 0t=
20°

is shown in Fig.4.7(c) and (d), without and with annealing, respectively. For

the 0t = 0 case, the annealed A1 etch rate is faster compared to 0t = 20°. The
residue of annealed A1 on th e silicon surface in the case of Fig.4.7(d) compared to
4.7(b) is a consequence of th e slower etch rate in (d). In Fig.4.7(e) with 0t= 45°
at location # 3 , the texture of the 6„2 sidewall surface indicates th a t ion milling is
dominating the erosion process and indicates a relatively small isotropic chemical
etch component. In (e) th e A1 mask at the edge totally etched away and the the
trench is widened considerably.
Chapman[Ref.4-23] reports th at the etch rate increases approximately Un
ear ly as a function of the tilt angle 0t for ion sputtering (milUng), over the range

0 < 0t < 45° at pressure levels of less than

1

mTorr. O ur results c a n n ot, be com

pared directly since we have a much higher chamber pressure and use chemical
reaction by free radicals w ith ion milling simultaneously. O ur sidewall in Fig.4.7
shows only a partial striated surface characteristic of ion milling.
The sidewall angles 6a\ and 6,2 are plotted in Fig.4.8 as a function of the
wafer tilt angle 0t using th e A1 unannealed shadowmask. The sidewall angles

6si and 0S2 are approxim ately

12°

for tilt angle of 0t =

0°

and again cross at

approximately 0t = 28° for the RIE parameters used. T he sidewall angle 0a\ is
maximum at an interm ediate value as seen in Fig.4.8. T he sidewall angle 0,2 is
seen to increase constantly in Fig.4.8 with the tilt angle 6t, where ion milUng
effects are especially im portant. In Fig.4.8, the sidewalls a t 0t — 0 ° are of course
symmetrical. As the su b strate is tilted and etched at 0t — 2 0 °, one observes that
sidewall 0,2 steadily increases with the tilt angle as expected w ith a strong ion
milUng anisotropy component. A very different etch mechanism is operative in
Fig.4.8 on 03i. The vertical sidewall angle 0,\ = 0° at 0t = 45° is quite smooth
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and results from a combination of both erosion and deposition mechanisms.
These complex erosion effects axe the result of more th an the two fun
dam ental mechanisms operating independently: (1) milling by prim ary ions and
(2) chemical etching by neutrals. The additional mechanisms to be considered
are (3) formation of C-F polymer on the sidewalls[Ref.4-24,25], (4) sputtering of
Si from one surface downstream to either 0„i or 6,2 sidewalls, (5) downstream
sputtering of atomic layers of the A1 shadowmask onto an adjacent sidewall 6, 1 ,
and (6) secondary ions reflected from one sidewall resulting in milling of an adja
cent sidewall. Among these six(6) mechanisms, only the etching by neutrals (2)
is isotropic. Each of the other mechanisms is anisotropic contributing sidewall
striations and strong variations of sidewall 6a with substrate tilt 8t. Here both
prim ary and secondary ion milling by reflected C F3+ ions in addition to smooth
etching by fluoride neutrals may be dominant. We do not understand the detail
etch/deposition mechanisms operative for 6t > 15° on sidewall 0si.
The etch rate for th e P-type wafers is reduced compared to the N-type
case prim arily due to the difference in Coulombic forces between the reactant
F (chemisorbed singly-ionized negative charge state) and the dopant impurities.
The F - ion at the surface is attracted into the positively charged donor bonds of
N-type silicon and thus the etch reaction rate is enhanced. Similarly, the F - ion
at the surface is repulsed from the negatively charged acceptors in P-type silicon
and the etch reaction rate is reduced[Ref.4-26].
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4.3.4

Trench etch rates with A1 liftoff mask

The etch rates plotted in Fig.4.9 are obtained from the Alphastep-200 surface
profilometer for SEM photos of trenches on wafers w ith the A1 shadowmask. The
untilted 0t = 0° wafer is etched at 1180 A /m in w ith our process. Thus , the
30 min etch results in trenches of depth 3 .5 /i depth for the case 0* = 0° using
the Alphastep-200 surface profilometer. In Fig.4.9, the dominance of the faster
etch rate of the neutral radicals is seen at location $ 1 . As the observed etch site
moves away from lo c a tio n a l the effect of ion sputtering increases and the erosion
rate decreases at location # 3 . However, as one moves from the location#3 to
location#5 in Fig.4.9 the complexity of the process is further indicated when the
etch rate is seen to increase somewhat. Additional etch rate d ata which includes
that of Fig.4.9 is shown in Fig. 4.10. The etch ra te tilt angle dependency at
location # 1 in Fig.4.10 shows highly nonlinear characteristics. Additional studies
will be required to understand this observation a t location # 1 in which etching
is dominated by neutral species. The etch rate at location # 3 and # 5 is seen to
be more constant w ith substrate tilt 6t compared w ith th at of location # 1 .
The observed dependencies cannot be fully explained as being entirely in
dicates due to the (1) physical erosion of the surface by the primary ion beam
and (2) chemical etching by neutral radicals alone as independently acting mech
anisms. The basic ion sputtering of the sidewalls is an electrodynamic process
th at can be described w ith a ballistic model [Ref.4-27], The basic chemical etch
ing with neutral fluoride radicals should proceed approximately independently
of the ion sputtering process. However, both prim ary processes are clearly sup
plemented by the four secondary processes mentioned probably the buildup of
monolayer polymers and redeposition of the substrate m aterial on the sidewalls.
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Figure.4.9 Silicon etch rate as a function of etch location using unannealed A1 as a
shadowmask. Tilt angle $t is the plot parameter: 6t= 0, 20 and 45°. N-type substrate
(D ata obtained with the Alphastep-200: each data point is the average of three sam ples)
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4 .4

Sum m ary

T he sidewall formation w ith R IE in the 30 to 80 mTorr pressure range using a
fluorine-based chemistry CF 4 /O 2 has been studied using tilted wafers. Sidewalls
are obtained by shadowing the R IE process with photoresist and alum inum “top
h ats” separately. Our results are consistent with the ion milling process dom inat
ing in the region of maximum dark space thickness (nearest th e cathode). The
chemical etch rate process dominates in the region at a distance from th e cathode
surface where the ion energy of th e wafer is reduced. The dynamics of the etch
ing process is found to be complex and only is partially explained by assuming
independent prim ary anisotropic ion milling and isotropic chemical etch process.
Relatively sharp single- and double-ridged silicon structures were obtained
using the photoresist shadowmask on untilted substrates.

No advantages for

vacuum microelectronics applications were found using tilted substrates w ith the
photoresist shadowmask.
The smooth and flat sidewall surfaces more desirable for optical grating
and reflector applications were obtained with the photoresist shadowmask. Im
proved smoothness of sidewall 9a1 was observed with the photoresist compared
to an aluminum shadowmask. This is consistent with polymer form ation asso
ciated with the photoresist forming on sidewall 9S\ to create a sm ooth surface.
The gradual erosion of the photoresist shadowmask apparently contributes to a
sidewall smoothness.
The minimum sidewall angles 9a were obtained using unannealed aluminum
as an R IE shadowmask preceded by a liftoff lithography process. This process
shows promise for the fabrication of field em itter cone or ridge cathodes on high
pedestals. The higher pedestal and near-vertical sidewall results in a higher elec
tric field at the cathode surface useful for vacuum microelectronic applications.
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C hapter 5
M odel o f lateral vacuum
m icroelectronic devices w ith a
cusp cath od e
Several types of vertical microelectronic devices have been made by micromachin
ing techniques such as wet chemical anisotropic etching, reactive ion etching and
e-beam depositions[Ref.5-l,2,3,4,5,6,7]. The 3 dimensional vertical devices axe not
suitable for large scale integration because of difficulties in processing, but lateral
vacuum device geometries axe of special interest because the potential exists for
processing technology compatible with VLSI production. In this chapter, a new
geometry of a lateral diode with control grids is modeled, fabricated by a unique
technology, and characterized.. A reverse image liftoff lithography is introduced
to obtain sharpened tips in the form of a lateral cusp cathode. Tungsten m etal
is deposited by dc m agnetron sputtering, to form the cusp cathode. The role of
the deflecting grids, to effectively control the electron trajectories, is simulated
and experimentally dem onstrated in this chapter. Device testing is performed in
a lx lO -7 Torr vacuum resulting in an emission current of 1.3//A from a 23 fim
long wedge cusp cathode.
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5.1

D e v ic e M odeling

The first set of models for the lateral diode and triode was developed by C arr et al
[Ref.5-8]. They have dem onstrated the necessity for using deflecting grids to con
trol the electron trajectories in lateral devices. The device simulation was based
on electron trajectories w ithin an electric field region calculated by the Laplace
equation. In their work, only the electrostatic field effects were considered.
The characteristics of the lateral devices and the transit time of electrons
as defined by the tim e of flight of electrons from the cathode to the anode were
shown by SIMION which is simulation program for vacuum microelectronics. For
example, the m inimum transit time in GaAs device is 2 psec for a 0.5/un channel
length [Ref. 5-9]. Transit times vary from 2.3 psec to 3.5 psec in a lateral vacuum
microelectronic diode structures without deflecting grids, whereas typical vertical
tip devices have the transit times of about 0.38 psec[Ref.5-9]. However, when
the deflecting grids voltage and the cathode geometry are optimized, the transit
time in a lateral diode is reduced to the level of vertical devices. By varying
the bias voltages and geometries, optimized lateral structures were designed by
SIMION. A cone shape tip is typically used for high emission current [Ref. 510], however, since the wedge cathode is more uniform and stable than the cone
cathode, various wedge cathodes were modeled in this chapter. In light of the
SIMION simulations, it was concluded that deflecting electrodes were required
in order to get high emission current from the lateral “wedge cathode” [Fig.5.1,
(a),(b)]. The optim um geometry was found to be with the deflecting electrodes
located 1.5 fim higher than the cathode and anode reference plane.
Fig. 5.1, 5.2, and Fig. 5.3 show the electron trajectories of various la t
eral cathode geometries.

Deflector grid bias(Vdi,d2) was -50 volts, and anode

voltage(Va) was set at 160 volts with a grounded cathode, and with an anode45
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cathode spacing of 1 /xm. In Fig. 5.2, a “knife-edge em itter” is simulated, and
demonstrates th a t there is no difference in electron trajectories with or without
the deflector. However, in Fig.5.1, the “wedge em itter” and in Fig.5.3, the “ cusp
cathode” , the role of the deflecting grid is critical in controlling the electron tra 
jectory. In order to examine the differences between the knife-edge em itter and
the cusp em itter, devices without deflecting grid were also studied.
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Figure 5.1: Wedge cathode for (a) planar and (b) recessed structures with deflec
tor bias(Vd1)2) and anode bias(V0)
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Figure 5.2: Knife-edge em itter for (a) planar and (b) recessed structures with
deflector b i a s ^ i ^ ) and anode bias( V^)
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Fig. 5.4(a) shows th e electron trajectories for the knife-edge field emitter
structure with 160 volts on the anode and 0 volts on th e cathode. The geometry
demonstrated nearly ideal electron transfer between cathode and anode. As a
result, the deflecting grids were not required for the knife-edge em itter devices.
In contrast, Fig. 5.4(b) shows th a t with the cusp cathode em itter the electron
transfer efficiency is low, requiring the deflecting grids to provide nearly ideal
electron transfer.
The explanations for the difference in behaviour between the two geome
tries discussed are presented in Fig.5.5. This figure shows the potential distribu
tions in the devices. T he equi-potential lines are similar, b u t there is an im portant
difference at the em itter tip between Fig.5.5(a) and Fig.5.5(b). The potential dis
tributions at the knife-edge em itter tip in Fig.5.5(a) are slightly steeper towards
the downside from point A. As a result, the maximum change of potential gradi
ent, or the direction of th e maximum electric field vector for the knife-edge emitter
forms below the top horizontal surface of the anode (level # 1 in Fig.5.5(a).) For
the cusp cathode, the potential distributions at th e tip have a steep gradient
towards the upside from point B in Fig.5.5(b), therefore the electrons are more
easily directed upward as shown in Fig.5.4(b). The m aximum electric field vector
is assumed to be above the top horizontal surface of anode (level # 1 in Fig.5.5(b)).
Since the electrons travel along the direction of the m axim um electric field, their
trajectories are explained on the basis of the electric field. The slight variations
on the potential distribution at em itter tips have a pronounced effect on the elec
tron trajectories as in Fig.5.4. and 5.5. After many simulations, the optimized
geometry of the cusp cathode was designed in this chapter.
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Figure 5.4.' Electron trajectories without deflecting grid for (a) knife-edge cathode
(b) cusp cathode
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5.2

E xp erim en tal procedures for th e recessed
lateral diode o f cusp cath od e w ith tw o d e
flectin g grids

5.2.1

Selection of materials and technology

One of the m ost im portant factors is the selection of the cathode material. Re
ferring back to C hapter 2, refractory metals are preferred, since they have good
therm al stability and conductivity. Tungsten is used both for the cusp cathode
and the anode in this experiment, since it has superior therm al stability compared
with any other refractory metals.
As th e lower work function is preferred for field emission, the work function
of cathode m aterial is another im portant factor, The work function of tungsten
is suitable for field emission, even though it varies as crystallographic facets and
deposition process param eters change[Ref.5-7,ll,14]. The typical work function
of tungsten varies from 4.3 eV to 5.7 eV.
A nother im portant factor is a fabrication technology of tungsten cath
ode. Tungsten has been deposited by e-beam evaporation, rf sputtering, and dc
magnetron sputtering [Ref.5-12]. However, due to the high melting point, the
deposition of an acceptable film is difficult.
In order to fabricate the cusp cathode, several process technologies such
as anisotropic chemical etching, dry etching, or liftoff process were considered.
In our experiment, liftoff process by dc m agnetron sputtering is the best suitable
technique, as this technique provides low tem perature processing and intrinsically
induces the m etal cusp structures on the photoresist step [Ref.5-12,13] The liftoff
process is explained as follows: the photoresist is patterned by lithography, and
the m etal film is deposited simultaneously on the photoresist and on the exposed
substrate. Then the metal on the photoresist is lifted off by organic solutions
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such as acetone or photoresist stripper.
However, since the liftoff process needs the m etallization on the photore
sist, the metal deposition technique has to be low tem perature processing as to
avoid any damage to photoresist p attern due to the flows of photoresist at high
tem peratures. Even though dc m agnetron sputtering is low tem perature process
ing, crosslinking of photoresist also could be induced by the ion bombardment
during sputtering deposition. In order to minimize these effects, the substrate
should be exposed to m ultiple plasm a scannings, or photoresist should be deep
UV hardened.
In order to control more sharpened cusp formation on the photoresist step,
a reverse image liftoff process was used in our experiment rath er th an the normal
image liftoff process, because it provides the wide control of sidewall of photoresist
step [Fig.5.6]. Also, the reverse image liftoff process provides a b etter control for
fineline patterning than the norm al liftoff process. In our devices, the reverse
image liftoff is more suitable, because the cathode width is less than 1/un. No
micromachining such as wet chemical etching or reactive ion etching is required
in this process.
The details of the reverse image liftoff process for cathode fabrication are
presented in Fig.5.6. For AZ5214E reverse image processing , 10 % HMDS (Hexamethyldisilazane) is spincoated at 6000rpm for 30 seconds and AZ 5214E is
spincoated at 5000 rpm for 45 seconds followed by a soft bake at 110°C for 1
minute. Then the mask image is exposed at 5.5 m w att/cm 2 light intensity for 8
sec in a contact aligner [step.l in Fig.5.6]. The next step is a hard bake (or called
as “ post exposure bake” ) at 125°C for 45 seconds to crosslink the photoresist
surface in the exposed area to make it insoluble to developer, [step.2 in Fig.5.6].
Then the flood exposure w ithout any mask plate is conducted for 15 seconds.
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[step.3 in Fig.5.6]. The final step is to develop the photoresist with Shipley MIF
312 developer:H 20=l:l solution for 1 minute [step.4. in Fig.5.6].
To protect the photoresist from crosslinking or flowing during dc mag
netron sputtering, AZ5214E photoresist should be exposed to deep UV light
source(290nm wavelength) after developing. The initial substrate temperature
is 105°C which ram ps up to 180°C in 6 minutes during deep UV hardening. If
the substrate tem perature goes higher than 200°C, the photoresist flows and the
device pattern may be damaged. Inspection should be carefully done to check for
any photoresist flow.
A 500 A titanium layer is deposited by dc m agnetron sputtering to pro
mote strong adhesion between the oxide and tungsten layers. Tungsten is then
deposited by dc m agnetron sputtering to form the cusp cathode. During tungsten
deposition, multiple plasm a scanning should be to reduce the high temperature
effects.
Care should be taken during metal deposition th a t the m etal is not de
posited continuously over the photoresist step. Adequate liftoff for the m etal/
photoresist step should be available in order to form cusp cathode [Fig.5.6].
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Figure 5.6: AZ 5214E reverse image process for cusp edge cathode
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5.2.2

D evice fabrication and discussion

Fig 5.7 shows the layout and photograph of masks m ade by the Cambridge 10.5B
EBMF e-beam lithography. Fig.5.7(a) shows the layout of lateral devices. The
device layout has 23 fim long cathode. The anode-cathode spacing varies 0.8/zm to
1.2/xm, when the deviations due to photolithography are considered. The anode
size is 8fim

X

23fim . The die size is 182

X

140 mils2. The size of bond pad is

100x 100 urn2. The each mask level is made by a positive PMMA resist plate.
Mask level# 1 is for the recessed oxide well formation of the anode and
cathode. The silicon wafer is thermally oxidized after a standard cleaning. A 2.5
fim thick oxide layer is grown by a 10 hour steam oxidation at 1150°C'. The mask
for the recessed oxide well is patterned with a reverse image A1 liftoff process. A
180nm thick aluminum is deposited by e-beam evaporation. A1 is used as etch
mask for oxide well form ation by reactive ion etcher. The oxide well of 1.5 micron
in depth is formed by reactive ion etching at 250 w atts of power and 20 mTorr of
operating pressure for 18 minutes in a C F4/ 0 2 ambient. The aluminum layer is
a suitable mask for these etchants. The etch rate of aluminum was 30-50A/min
and the oxide etch rate was 800A/min. This oxide well will contain the cathode
and anode as in Fig.5.3(b).
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Figure 5.7: (a) Layout of the recessed lateral diode, (b) m a s k # l (recessed oxide
well), (c) m a sk # 2 (cusp-cathode), (d) m ask#3 (anode and deflector electrodes)
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Mask level # 2 is used to form the cusp cathode. This is the most im portant
step. For the cusp cathode, the previously mentioned reverse image liftoff process
was used. A SEM view of sidewall angle of AZ5214E photoresist after reverse
image processing and the resulting tungsten cusp cathode are shown in Fig.5.8(a)
and (b). Tungsten is deposited by dc m agnetron sputtering. It is assumed th a t
the cusp cathode is formed due to the random directionality of the dc m agnetron
sputtering. The optimized thickness of the tungsten films for cusp formation was
about 4000A. If a magnetron sputtered tungsten film over 6500A is deposited, it
will be continuous over the photoresist step, liftoff will be difficult.
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Figure 5.8: Sidewall of (a) AZ 5214E photoresist after reverse image process (b)
SEM view of th e cusp cathode after liftoff
60

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

The tungsten is lifted off by immersing the substrate into hot ST-20 pho
toresist stripper a t 80°C w ith ultrasonic agitation for at least 1 hour and rinsing
in a water jet stream . If this treatm ent is insufficient to lift off the tungsten layer,
then a plasm a descum should be conducted for 30 minutes with oxygen at a pres
sure of 1 Torr and rf power of 450 watts. The oxygen plasm a easily penetrates
the photoresist layer through the cracks in the m etal layer a t the photoresist step.
Ultrasonic agitation w ith photoresist stripper should be repeated.
Mask level # 3 is used for patterning anode and deflector electrodes with
AZ1518 positive photoresist. AZ1518 photoresist has the same coating conditions
as AZ5214E photoresist. AZ5214E is normally used for fineline patterning and
needs complicated processing. Therefore, using AZ1518 photoresist, a normal
liftoff process is used for this mask level , due to the larger feature size of the
anode and deflector electrodes. The sidewall control of AZ1518 is not as sensitive
as AZ5214E, b u t deep UV hardening and multiple plasm a scanning for the AZ1518
photoresist are also required. The metallization steps for anode and deflecting
grids are the same as mask level#2. The deflecting grids are located outside of
the oxide well, and the anode and cathode are positioned inside the oxide well as
in Fig.5.3.
Finally, the device is mounted into a 40 pin IC packaging, and bonded
using ultrasonic wire bonding [Fig.5.9]
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Figure 5.9: Packaged single device
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The vacuum chamber for the device test is installed with tu rb o pum p
and a 2 stage rotary vane mechanical pum p. Test system was equipped with
Leybold Inficon quadrupole mass spectroscopy to analyze the chambers condition.
Chamber size is 2.75 inches in diameter and has 10 pin electrical feedthrough to
supply power to the device. Chamber is normally baked at 150°C for 72 hours.
The final base pressure is IxlO-7 Torr.
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5.3

R esu lts and discussion for th e electrical m ea
surem ents

The I-V characteristics are shown in Fig.5.10 and Fig.5.11. Fig.5.10 shows the
anode current versus the deflecting grid voltage, as a function of the anode voltage.
Fig.5.11 shows the anode current versus the anode voltage as a function of the
deflecting grid voltage.
In term s of these data, the emission current is not affected by ground or
positive bias of the deflecting grids. But it is greatly affected by the deflector
voltage which are more negatively biased. This means th a t when the deflecting
grids axe grounded or biased positively, they lose control of electron trajectories.
It matches w ith the simulation by C arr et al [Ref.5-8], as the bias voltage of the
deflector goes more negative, the emission current is greatly increased. In Fig.
5-10, the emission current also increases as the anode bias voltage increases. The
1.3 fiA of emission current from 23 /zm long cusp cathode is observed at 225 volts
of anode bias and -70 volts of deflector bias. The higher bias of the anode induces
a higher current from the cathode tips, because a high bias forms directly the
higher field intensity at cathode edges. Therefore , above 100 volts of anode bias ,
most of the em itted electrons are collected at anode with a more negatively biased
deflector. This result is similar to th at of the simulation in Fig.5.3.
In Fig.5.11, the emission current at a negatively biased anode is almost
at the noise level. However, w ith high positively biased anode at anode, the
emission current greatly increases with more negatively biased deflector. The
emission current at low bias of the anode (less than 75V) is relatively low and
uniform.
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From Fig. 5.10 and 5.11, the Fowler-Nordheim plot shown in Fig.5.12 is
obtained. In terms of the Fowler-Nordheim eq., (i/v 2) versus 1000/v (v=anode
voltage) gives the straight line whose slope determines the work function of the
tungsten cathode material. Fig.5.12 shows the uniform FN distributions at four
different bias voltages of the deflecting grids. In Fig.5.12, at a high anode voltage
bias above 100 volts, our results show the regular FN distributions. However below
100

volts anode voltage, it forms a transition region and shows the characteristics

of leakage current. The FN distribution does not show as steep a slope as it
does at the high bias region, but with -70 volts of deflector bias the FN plot
shows almost an ideal slope. As a result, the perfect FN plot results w ith a high
positively biased anode and a high negative deflector bias. Fig.5.12 shows the FN
distribution depends on the variations of the anode and deflector voltage.
At low bias voltage ranges of anode, the several researchers showed the
non uniform Fowler-Nordheim distributions [Ref.5-15,16,17]
Similar d ata were shown by Howell et al and Zimmerman et al.[Ref.516,17]. Howell et al concluded that the different slope of FN plots at a. low anode
bias (below

100

volts) can be attributed to the presence of a thin oxide barrier

and the small radius of the curvature at the emission sites. Zimmerman et al
also showed the similar plots. Recently, Harvey et al tested silicon em itter array
in the vertical geometry[Ref.5-15]. Their Fowler-Nordheim plots consist of two
distinct regions with different slopes. They proposed th at the different slopes
can be explained by a random distribution of tip radii, a surface reconstruction
by a cathode melting, and oxide barrier. In our experiments, however, device
geometry can be added to the above explanations. Since the electron trajectories
in the vertical structures are normal to the anode surface, the electron trajectories
can not be modulated too much. However, in the case of the lateral structures,
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the electron trajectories can be deflected by deflecting grid towards the anode
surface. Therefore, the geometries of the lateral device m ay be an additional
factor to change the F /N plot at low bias.
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Figure 5.12: Fowler-Nordheim plot for cusp cathode device
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5.4

Sum m ary

The vacuum lateral device w ith cusp edge cathode was developed and analyzed by
new and unique technology. First, the new process technology in the form of liftoff
process of the tungsten dc magnetron sputtered deposition has been introduced
for fabricating the lateral device without using wet or dry micromachining steps.
It dem onstrated the possibility of fabricating the intrinsically sharpened cusp edge
cathode by this liftoff process.
Secondly, the role of the deflector is critically im portant in controlling
the electron trajectory in a cusp cathode structure. Simulator and experimental
results both showed that the cusp edge cathode definitely needs the deflecting
grids to control the electron trajectory.
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C hapter 6
F ield em ission diode w ith a
tu n g sten wedge cath od e and
lateral electron tra jectory
Process technology and characterization for a vacuum microelectronic diode de
vice with a lateral electron trajectory are described. The cathode structure con
sists of a titanium :tungsten /tungsten film sandwich overlaying an aluminum
adhesion film. The aluminum film is partially sacrificed to achieve the neces
sary sharp knife-edge of tungsten for field emission. A Ti:W layer is used for
stress relief and passivation during wet chemical etching. The anode electrode of
T i:W /A l/T i:W is deposited by dc magnetron sputtering. Both the cathode and
the anode are processed using liftoff lithography which has shown a very high yield
for the submicron alignment. A 0.8 /xm lithography-controlled cathode-anode
separation is characteristic of the process. Auger and SIMS analysis confirm the
structure of the films. Devices electrically characterized at 2 to 5 xlO - 9 Torr vac
uum show a fit to the Fowler- Nordheim model. A maximum emission current of
26pA over its 23 pm length is obtained. Static electrical characteristics predicted
by the Fowler-Nordheim relationship are compared with experimental data. The
fraction

7

of the high field cathode emitting is found to be in the range 0.03 to

0.8 with Z.ZeV < <f>< 5.ZeV based on proposed model.
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6.1

P reviou s publications

Vacuum devices fabricated with technology compatible with standard semicon
ductor processing is of increasing interest for microengineering applications. A
field emission source which is reliable and efficient continues to be a m ajor goal.
This chapter describes technology for a knife-edge tungsten cathode th a t shows
some promise for practical applications. We describe a cathode characterized
electrically using a diode geometry. The knife-edge of tungsten for the cathode
emission surface is contained within an Al-W-Ti:W sandwich as shown in Fig.6-1.
A dc magnetron sputtering process has been selected for the cathode structure
and a combination of e-beam evaporation and dc magnetron sputtering has been
selected for the anode. Liftoff lithography provides the desired 0.8 fim cathodeto-anode lateral separation. A short sacrificial etching of the aluminum and Ti:W
films exposes the tungsten knife edge from within the lam inate and is necessary for
the field emission surface. Two lithographically-defined tungsten cathodes have
been reported with a similar device. Kanemaru and Itoh[Ref.6 -l] describe a tung
sten cathode with an emission edge normal to the plane of the silicon substrate.
The authors reported preliminary results[Ref.6-2] leading to the present chapter
for a tungsten cathode with an emission knife-edge in the plane of the silicon
substrate. Both technologies result in an electron beam path th at is generally in
the plane of the substrate( we use the term “lateral”). Several other field emission
devices defined w ith fineline lithography and based on silicon, molybdenum, or
Ti:W emission surfaces have also been reported[Ref.6-3,4,5,6,7,8]
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Silicon S u b stra te

Figure 6 . 1 : Field emission cathode cross section
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6,2

E lectrostatic design

The cross section of the cathode-anode high field region form atted for Laplace
simulation is shown in Fig.6.3. A 2-D simulation solution using SIMION (finite
difference equations) is used to calculate the electric field Emai at the cathode tip.
The silicon substrate (ground plane) is maintained at the same potential as the
cathode V =0. The equipotential ground plane is found to reduce the field Emax
by less than 5% except for the case h < 0.2p. The simulator mesh size m for
the initial pass [Fig.6.3] is lOnm per square. The mesh size m for the region at
the cathode emission tip is decreased with successive “zooms” to final m values
(m ~ ro/10) adequate for calculating E max at the cathode apex tips.
The accuracy of our sim ulator has been checked for this geometry by calcu
lating E max as a function of anode thickness p for a theoretical cylindrical cathode
positioned at midheight h = p/2 (See Fig.6.3). A closed analytical solution for
Emax exists for the limit

d,

E

=

V
[r„ln(l + <J/r„)]

(fU)

These results are shown in the Fig. 6.4 plot for the tip radius r 0 = lOnm. For
the thick anode (theoretical) case p =

2 0 pm,

the numerical solution is seen to

approxim ate the analytical solution Eq.(6.1) to within 5%. The field Emax at the
cathode tip is 1.18 xlO 7 V /cm at 200 V for the present device w ith a knife-edge
cathode ( h = 0.3p m , p = 0.6pm, r 0= lOnm) in the lower plot of Fig.6.4 based
on numeric simulator.
W ith the cathode at a m idrange height h = 0.3p m , the Emax field is plotted
Fig.6.5(a) as a function of the cathode-to-anode separation d w ith anode voltage
Ff la s a param eter.- The field Emax at the cathode height h is shown in Fig.6.5(b).
A tip radius r o=10nm was selected for both of these plots as representative of
74
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the experimental devices. These plots show the sensitivity of the cathode E-field
to the design param eters d and h. For the present experimental design, we have
selected p = 0 .6 p m , d = 0 .8 /r n i and h = .0 5 /im . The smaller h value results a
preferred electron trajectory whereby

100%

of the electrons are collected at the

front face of the anode.
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76

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

pi

C ath o d e

Figure 6.3: Representive simulation geometry for Emai calculations
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6.3

Fowler N ord h eim M odeling

Our simulation modeling is based on (a) a geometry -based Laplace calculation
of the electric field E max a t the cathode emission surface and (b) use of the
Fowler-Nordheim relationship for current density J f n of em itted electrons from
the high-field surface area[Ref.6-9],
T

C.E!

J = M F ) eXP[------ E ~ ]1

(6’ )

where a=1.54 x 10~6(A V ~ 2eV), b = 6.87 x 107 {V cm~l eV~3^2), <j>— metal sur
face work function(eV), t z (y) = 1.1, v (y ) = 0.95 — y z and y = \ f c E j ^ \
c = 1.44 x 10- 7 (e F 2cm /V ). The measured emission currents originate only in
the tip region of the cathode where 0.9E max < E < E max. Eq.(6.2) with the
coefficients simplified provides Eq.(6.3) which is the basis for our curve fitting to
the experimental data.
I = A V 2e x p { - B / V )

(6.3)

We obtain experimental values for A and B from the F-N form attted Eq.(6.3).
The electrical field over the emission region of the cathode is simplified to a single
field value Emox as a modeling simplification. In a recently published revision to
the F-N Eq.(6.3), He etal [Ref.6-10] derive a correction for highly curved cathodes
with r 0 < lOnm.For the

devices studied in our work we have not applied this

correction factor which predicts an increase in field emission current over th at
given by Eq.(6.2).
The field E max at the emitting surface is proportional to the anode-cathode
potential difference V ,
E mcta = a V

(6.4)

where a is a geometrical sensitivity coefficient (cm -1). Emax is calculated from
Laplace solutions based on the device geometry. The simulation for Emax values
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uses a geometry similar to the Fig.6.3 cross section and is described in more detail
elsewhere by C arr et al[Ref.6 -ll]. At V = 200 V from Fig.6.3, the electric field
Emax on the knife-edge cathode emission surface is 1.18 x 107 V /cm for a cathodeto- anode separation d=0.8/^m. The calculated sensitivity param eter a for this
geometry is 6 .0 x l 0 4 cm-1.
We wish to maximize the fraction

of the knife-edge cathode surface which

7

is em itting electrons. The figure of m erit
7 =

7

is defined by the relationship,
(6.5)

- ^ - 7

where I is the experimentally measured value of cathode current and Sgeo is
the geometrical area(nm 2 //n n ) of the knife-edge cathode exposed to electric field
E values w ithin 10% of E max. A fraction

7 = 1

describes a cathode th a t emits

electrons at the current density level predicted by the Fowler Nordheim equation
over 100% of its high field surface. The param eter

7

is interpreted physically

to be th a t area fraction within the high field region which is actually em itting
electrons. It is generally believed th a t emission from many devices is characterized
by isolated “hot spots” . To the approxim ation, v (y ) in Eq.2 is dependent upon E
and work function <j>. The value 7 for the emission area is of particular im portance
for most applications From Eq’s (6.2),(6.3),(6.4) and (6.5) , the expression for

7

becomes,

1 .U A
7

/ btf?l2C —aB

= ^ s ^ exp(

e Z T ~ )

(6 '6)

where a is a nonlinear function of tip radius r 0 and C is constant. T he units for
A and B in this case are A J V 2 and V , respectively. Those param eters th a t are
im portant for the calculation of 7 are listed in Table I for the selected devices. A
work function <f>of 4.3 eV [Ref.6-12,13] for the tungsten cathode surface is used. It
is im portant th a t the cathode surface be m aintained in an clean condition[Ref.6 14] and th a t ultrahigh vacuum conditions be m aintained for testing. The high
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field maximum surface area S geo for the cathode is

6eTrr0l
" T io "

s >'°

(6'7)

where 0e,r o, and I are the em itting angle, edge radius and cathode length. From
E q’s (2) to (7), a more complete expression for
198 A(f>
7 = ^

^

7

is obtained.

,-b c s

i e ip (W )

(6'8)

where the units are a(AV~ 2e V ), b (V cm- 1e F 3/2), A ( A m p /V 2), 4>(eV), c(eV 2c m /V ),
de(degrees), a(cm _1), r 0 (cm) and l(cm), respectively.

6.4

D evice Fabrication

The fabrication process emphasizes optimization of the cathode structure. Diodes
are used to characterize the cathode electrically. Deviceswith a cathode-to-anode
physical separation d = 0.8/xm are selected for electrical characterization. The
mask design for the complete test device described in this study is shown in
Fig.6.2. Discussion of the electron confinement deflectors shown in Fig. 6 .2 is the
subject of a separate report[Ref. 6 -11].

6.4.1

Cathode processing

The device processing begins w ith fabrication of the cathode and is followed by
fabrication of the anode . Initially the wafers are coated with a p-glass which pro
vides low mechanical stress(compressive

2

X 109dynes / cm.2) and a high electrical

breakdown voltage. A 2.5/xm film of 4% p-doped Si0 2 is deposited by PECVD
on 125mm silicon substrates. Deposition of the metal films is preceded by a deep
UV- hardened resist film to facilitate the liftoff [Ref.6-15] of the triple metal film
lam inate. The choice of metals is made more clear by inspection of Fig. 6 .6 . A
chamber pressure of

6

to

8

m T is selected for the 700 watt power of our Varian
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3190 dc m agnetron sputtering system. The built-in stress of Ti:W is reduced
to levels below 20 xlO 9 dyne/cm 2 for an approximate m atch to low compressive
stresses obtained with p-glass and aluminum. The very large compressive stress
of the tungsten film is contained to a low strain level by the Ti:W and Al-Si0 2
laminates[Ref.6-16]. Free-standing(released) simple beam structures of this lam 
inate do not buckle or break confirming the low stress level of this 3-layer film:
Al(.05/xm) /W (.25pm ) /Ti:W (.l/xm )
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84

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

P eak -to-p eak

i■■ A ll: A lum inum W l: T ungsten T il: T itan iu m

o j—►

S p u tter tim e(m in .)
[■lOOnnr-H-

250nm

|T i:W — +

W

+50nm H

■fAl

Figure 6.7: Cathode films composite: Auger spectroscopy plot of atomic concen
trations as a function of depth.

85

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

co
9
9
0
w
S3
0

• Pp

(a )

>»
9
•O
9
o
u
<u
CO

p/
eoo

600

1
10

(b)

10

/f

■ \T i

/w

//

1L a1 '

I 1

.i \i

1

M
I l
10

i

i

1At 1

10'

\h
\

/

\\
i

200

I

V 'W
, { Ti

'.im n ifh 'l
D ep th

T im e(sec)

\

• pp

►»
fcp
9
T>
9
O
u
0)
CO

1200

/ Si

10

co
■+s
9
9
O
u
9
O

1000

400

■1 i i tii
M600 aoo,ii fJiiooo
........1200 T im e(sec)

(-100-H 250 —+50^
fT i:W h W —|A l+*O xide

•nm

Figure 6.8: C athode films composite: SIMS d epth profile of ion counts as a
function of depth (a) before annealing (b) after 400°C.

86

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

In Fig.6.7, the Auger analysis of the cathode films shows the relatively
thin Ti:W film covering the tungsten with underlying aluminum.

The SIMS

plot of Fig.6 .8 further confirms the structure. The tungsten has penetrated the
aluminum during the sputtering process. The effect of annealing has been to
reduce the sputter rate for the tungsten film. The T i:W /W /A l laminations are
clearly shown in both the Auger and SIMS analysis.
Sputtered tungsten is generally undesirable in VLSI processing because of
its poor step coverage. In our case, the very thin sidewall provides the knife-edge
desired and as a secondary asset facilitates photoresist liftoff. Our process uses a
low tem perature substrate and a low chamber pressure [Ref.6-17]. This preferred
process does result in a tungsten deposition w ith the large compressive stress
which requires the Ti:W and aluminum stress control films. Following cathode
metallization, the cathode is defined by metal liftoff in ST-20 stripper at 80°C.

6.4.2

Anode processing

The anode is fabricated using a triple layer of Ti:W (.2/tm) /Al(.2/im ) /Ti:W(.2/xm).
The Ti:W protects the aluminum from the extended BHF etch used later to se
lectively etch back the aluminum under the tungsten knife-edge [Ref.6-16]. The
resulting aluminum film within the anode provides a desirable low sheet resis
tance. A 0.05fl/square resistivity is well below the 1.5fl/square achievable with
Ti:W alone. The anode lithography is also a liftoff process which results in the
0 .8 /zm

6.4.3

cathode-to-anode separation.

Final processing

The aluminum is etched back in a BHF solution to define the tungsten knife-edge
of the cathode. This is followed by an anneal step a t 400°C (N 2 ) which stabilizes
the cathode surface and seals the anode sandwich structure. The SEM view of a
87
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fully processed device is shown in Fig.6.9(a),(b) and (c). The view (a) shows some
structure in the knife-edge which can be expected to result in nonuniform cathode
current density

(7

< 1). View (b) shows the

0 .8 /xm

separation between cathode

and anode. View (c) is an isolated SEM image of the cathode knife-edge with
underlying aluminum and overlaying Ti:W. Our best estim ate of the knife-edge
radius ro is lOnm from SEM views.
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Figure 6.9: SEM views obtained with a fully processed device (a) oblique angle
view of entire device (b) sideview showing anode-cathode section and (c) oblique
angle view of cathode only
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6.5

E lectrical C haracterization

Devices in ceramic packages have been characterized electrically at a vacuum level
of 2 to 5 xlO ~ 9 Torr. Static IV characteristics for 4 selected diodes are shown
in Fig.6.10 using a linear scale. The maximum current level of 26 ft A for a 23
fim length cathode knife-edge corresponds to

1 . 1 /xA

per fim of cathode length I.

The dc leakage current for these devices is rather large( 1/u.A at 160 volts). These
data describe devices th at have not been subjected to a “burn-in ” period. These
diodes are observed to tu rn on with a 90% increase in anode current with an
anode voltage differential of 50 volts.
In Fig.6 .11, experimental data is plotted in F-N format. Here a straight
line fit is obtained over a limited current range. For device # 1 a m atch between
experimental values and Eq.(6.1) and Eq.(6.3) is obtained with work function
<f>= 5.3 eV, emission area fraction

7

= 0.38 and knife-edge radius r 0= 10 nm. For

further comparison, the F-N format plots for the other 3 selected diodes are shown
in Fig.6.12. The characteristics of all four diodes are similar.
The emitting area fraction

7

can be calculated with Eq.( 6 .8 ) when the

A parameter is determined from the F-N format plots. From Fig.6.12, the ex
perimental value A = 3 x l0 - 5 (-4 /F 2) provides a “best fit” to the experimental
data.

Calculated cathode current is plotted in Fig.6.13 as a function of the

tip radius r0 with cathode surface work function <f> as a param eter. The plot
in Fig.6.13 is based on the F-N ideal emission current and the emission fraction
7

. Figure 6.14 is a plot of Eq.( 6 .8 ) and extends the curve fit for surface work

function values of (j> = 3.3, 4.3, and 5.5 eV. The values used in Fig.6.14 are
A = 3.0 x 1O~6( A / V 2i 0e = 30° ,ro = lOnm. We conclude th a t the emission area
fraction

7

ranging from 0.03 to 0.8. is representative of our devices and process.

The technique used to determine

7

in this chapter is based on a direct use of the
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F-N equation. To the extent th a t the F-N model is adequate, Eq.( 6 .8 ) is appli
cable to any field emission device. The expression

7

in Eq.( 6 .8 ) may be modified

using the model of Ref.6-10 for sharp cathodes. This technique may prove useful
as a comparison tool for various experimental cathodes and is proposed as a figure
of merit.
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Table 6.1: Parameters used for specifying surface emitting fraction factor

Param eter

7

D e v ic e # 1

200

A node voltage V a(V )

5 X lO "9

Test pressure(Torr)
E quation(6.3) fit:

A ( A /V 2)

3 X 10 ~5

B(V)

3250

0.8

Cathode-anode separation L (/im )

1.18 X 10 7

Electrical field E OUfl(V /c m )
E m itter length

23

Knife-edge radius ro(nm )

10

Work function 0(eV )

4.3

E m itting angle 0e (degrees)

30°

M ax. available surface em ission area S(nm2/n m )
Fractional surface utilization factor 7
M ax. observed current I(/iA )

5.5 X 10 3
0.19

10
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6.6

Sum m ary

A process for fabricating tungsten vacuum microelectronic cathodes for lateral
electron trajectories has been described. By this technology, the customized mi
cromachining for the field em itter is not necessary. The sharp field em itter by the
liftoff process does not require separate optimization. This process described here
for a diode with trajectory confinement deflection electrodes included is suitable
for fabrication of triode and more complex devices. The electric field Emox at the
cathode surface is calculated for a smooth cathode surface condition. The cathode
static current density predicted by the Fowler- Nordheim relationship for a uni
formly emitting cathode is compared with experimental measurement. The frac
tion of high field cathode surface emitting is 0.03 <

7

< 0.8 (3.3eF < <f>< 5.3eF)

for the cathode characterized based on the present model.
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C hapter 7

7.1

Sum m ary and conclusions

This dissertation concludes th a t RIE-based technology for micromachining field
emission cathodes and other controlled sidewall structures is very feasible. Cath
ode structures th a t are applicable to a variety of electron beam devices have been
fabricated and characterized. Also the same technology is applicable for obtain
ing grooved, reflecting optical surfaces. The electron sources are field emission
cathodes of N-type silicon and tungsten material shaped by a combination of UV
lithography and reactive ion etching. Optimized processing, device modeling, and
physical/electrical characterization have been described in this dissertation.
Processing with a “top h a t” shadow mask over the silicon substrate has
been used to define a wedge cathode appropriate for electron field emission appli
cation. A process technology for tungsten metal films by dc m agnetron sputtering
deposition is developed and characterized to fabricate operational field emission
vacuum diode and tetrode devices.
Several reactive ion etching experiments are detailed. T he effects of silicon
wafer tilting on RIE etch rate and anisotropy are characterized. Complex phe
nom ena are interpreted in term s of ion milling and free radical reactions to explain
the observed anisotropy. Silicon ridge structures with an apex radius of approx
im ately 40 nm were obtained w ith photoresist shadow mask “top h a t” and deep
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UV-hardened photoresist. Less desirable results axe obtained for silicon etching
with image reversal alum inum liftoff masking for field em itter applications.
A field emission device design is accomplished using a 0.8 micron criti
cal dimension for the cathode-to-anode separation. The electron trajectories are
calculated using SIMION for different cathode shapes and relative heights as a
guide to geometry control. Tungsten metal films are deposited by dc magnetron
sputtering in separate operations for the cathode and anode. Liftoff lithography
( deep UV-haxdened resist) and thermal annealing of the metal are used. This
step showed the new knife-edge cathode fabrication technology with high yields
of liftoff and the intrinsic sharpness at tips. At same time, we found the new
thin film sandwich structure which provides the low resistivity and high toler
ance to acids. The resulting diode devices show an overall cathode current of 23
HA for a 23 (im length cathode at 250 volts. Device characterization is done in
a UHV vacuum at

2

to 5 xlO - 9 Torr. The resulting IV plots match with the

Fowler-Nordheim theoretical model over the 1.5 decade electrical current range.
A new analysis technique for calculating effective field emission surface fraction
7

is presented.
Here a potential tetrode geometry with a cusp cathode of tungsten is fabri

cated by the reverse image liftoff process and described here for the first time. The
cathode has a current of O.l^A per micron of cathode length. In this geometry,
the role of the deflecting grids for the lateral devices was shown experimentally
for the first time.
This dissertation introduces a liftoff process based on metallization with
a dc magnetron sputtering metallization which provides high emission current
in tungsten cathodes.

The emission current of these cathodes compares well

with the results recently published by other laboratories [Table. 7-1]. This study
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concludes th at the annealed titanium :tungsten/tungsten sandwich structure can
result in useful field emission cathodes. A special advantage of the dem onstrated
tungsten processing technology is th at special steps for cathode sharpening is
not needed. The diode N JIT(D ) and tetrode(T) static electrical characteristics
are compared with results published by other laboratories in Table 7-1. This
dissertation presents the first results for field emission cathodes fabricated with
liftoff lithography. The maximum emission current per micron cathode length
compares well w ith results reported to date for other laboratories [Table.7-1].
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Table 7.1: Recently published field emission cathode characteristics

T arg et

P u b lish e d

A ppl

reference

N JIT -9 1

1,3

[7-13]

N JIT -91

1.3

LET1-90

1

[7-1]

1.2

Fujitsu-91

L ab o rato ry

Emission Current
p A /T ip

A rray C o u n t
or

Cathode

T ra je c to ries/

tip dim ension

Material

Device type

M um
W edge
23pm

W

Lateral/D

W

L ateral /Tet

O.lpA a t 80V

10000

Mo

V ertica^T

[7-2]

90/iA at 212V

10000

Mo

V ertieal/T

1

[7-3]

10;iA at 80 V

6400

Si-n

Vertical/T

Matsushita-91

1

[7-4.1

3/iA at 65V

Mo

Lateral/D

ETL-91

1

f 7-5]

1/iA at 160V

20

W

Lateral/D

Futaba-91

1

[7-6]

D.TfjA

14700

Mo

Lateral/D

Epson-91

1

[7-7]

50 nA at 160V

Mo

Later al/T

USSR-89

NA

[7-8]

4pA at 12V

Mo

Vcrtical/D

Bellcore-90

1

[7-9]

lpA at 400V'

Si

Vcrtical/D

Hughes-90

2

[7-10]

0.3/iA at 30V

100

Mo/Si

Vertieal/T

L L L-90

3

[7-11!

0.2mA at 10V

22500

Si

Vcrtical/D

NRL-91

2

[7-12]

0.9uA at 150V

100

Si

Vertical/D

R utgers-90

1.2

[7 -1 4 ]

•6nA f i 7

20V

1350 p s

Si

Vertical/D

MIT-91

NA

[7-15]

^opA -V

200V

3600 /i:

C

SRJ-90'

A p p lic a tio n :

l^ A /p m a t 250V
O .lp A /p m at 250V

at 125V

l.F la t p an el D isplay

Vertical/D
p.

2. pw ave A m plifier
3. Logic Device

T ^ ie d e
T f |. T#|fo*
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7.2
7.2.1

A p p lication s o f field em itters in state-of-th eart technology
Microwave applications

The field em itter array(FEA) can be used as an electron source for microwave
devices including the klystron, TW T, and distributed amplifiers.
The cathodes introduced in this dissertation can be used as the electron
source in microwave amplifiers or microwave power sources taking advantage of
higher emission current from the long knife-edge emitter.
A nother application is the distributed amplifiers (DA) with wide band
width and high gain at microwave frequencies. Simulations for the distributed
amplifiers were published by Kasmahl[Ref.7-16] and Wiltsey et al[Ref.7-17]. A
design and performance model for distributed amplifiers(DA) is published [Ref. 716,18]. These simulations show th at devices with high trans conductance gm above
100

GHz and cutoff frequency of 8 THz are potentially possible with properties

superior to those of GaAs F E T amplifiers.

7.2.2

Flat panel displays

The field emission flat panel display, can utilize the cathode technology presented
in this dissertation. The field em itter can be used in to two types of flat panel dis
plays: (1) plasm a photon excitation of the phosphor layer (plasma displays)[Ref.719], (2) direct electron illumination of the phosphor layer (fluorescent microtip
displays) [Ref. 7-20]. A fluorescent microtip flat panel display using an array of
gated em itters was first announced in 1990 [Ref.7-20]. The electrons from field
em itter tips bom bard directly the phosphor layer and illuminate. The cathode
electrode was deposited by e-beam evaporation. The gate electrode was composed
of niobium. The anode was a transparent ITO layer deposited on a glass sub-
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strate and covered w ith a phosphor. Recently, the prototype for black and white
displays by gated field em itter arrays was shown by Vaudaine et al [Ref.7-21].

7.3

O ther applications

There are many other applications th at can benefit from a stable, high current
density field emission cathodes for electron microscopy, vacuum microelectronic
logic devices, and a variety of sensors.

104

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

References
2-1 R. Gomer, Field Emission and Field Ionization Harvard University Press, p.5 Cam
bridge, Mass, (1961)

2 -2

A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy, p. 8 ,Plenum
Press, New York(1980)

2-3 A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy, p .6
Plenum Press, New York(1980)

2-4 R. H. Fowler, and L. W. Nordheim,“Electron Emission in Intense Electric Fields”,
Proc., Royal Society, Series A, vol.119, p .173,(1928)
2-5 R. Gomer, Field Emission and Field Ionization Harvard University Press, p .11 Cam
bridge, Mass, (1961)
2-6 A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy, Chap. 8 ,
Plenum Press, New York(1980)

2-7 G. Yang, K. K. Chin, and R. B. M arcus “Electron Field Emission Through a Very
Thin Oxide Layer” , IEEE Trans. Electron Devices 38(10), p.2373(1991)

2 -8

S. M. Sze, High Speed Semiconductor Devices, p.420, Wiley Interscience(1990)

2-9 A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy, p.185,
Plenum Press, New York(1980)
105

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

2-10 W . P. Dyke, J. K. Troian, W. W. Dolan, and J. Barnes, “ Em itter Fabrication and
Electrical Field Calculations” , J. Appl. Phys., 24, p.570(1953)
2-11 M.A. McCord and R.F.W . Pease, “High Resolution, Low Voltage Probes from a
Field emission Surface Close to the Target Plane”, J. Vac. Sci.

Technol, B 3(l),

p .198(1985)

2 -1 2

R.B. Marcus , T.S. Ravi,T. G m itter, K. Chin, D. Liu, W .J. Orvis, D.R. Ciarlo, C.E.
Hunt and J. Trujillo, “ Formation of Silicon Tips with Less Than ln m Radius” , Appl.
Phys. Lett. 56(3), p.236(1990)

2-13 T. Utsumi, “Vacuum Microelectronics: W h at’s New and Exciting”, IE E E Trans.
Electron Devices, 38(10), p.2276(1991)
2-14 I. Brodie,“Physical Considerations in Vacuum Microelectronics devices” , IE E E Trans.
Electron Devices.

36(11), p .11(1990).

2-15 S. C. Brown, Basic Data of Plasma Physics, John Wiley & Sons, New York, Chap.5,
(1959)
2-16 C. A. Spindt, C. E. Holland and R. D. Stowell “ Field Emission Cathode Array
Development for High Current Density Application” Applications o f Surface Science,
North-Holland Publishing Company, p.16(1983)
2-17 C. A. Spindt, I. Brodie, L. Humphrey and E. R. Westerberg. “Physical Properties of
Thin Film Field Emission Cathodes with Molybdenum Cone” J. of Applied Physics
106

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

47(12), p .12(1976)

2-18 W. J. Orvis, C. F. McConaghy, D. R. Ciarlo, J. H. Yee and E. W. Hee “Modeling and
Fabricating Microcavity Integrated Vacuum Tubes” IE E E Trans. Electron Devices
36(11), p .11(1990).

2-19 W.N. Carr, H .J. Wang, K.K. Chin and R. B. Marcus.
for a Lateral Triode” Proc.

“Geometry Optimization

of the 2nd I n t’l Conf. on Vacuum Microelectronics,

p .195(1989),(IOP pub., Bristol)

3-1 B. Chapman, Glow Discharge p. 55, John Wiley & Sons, New York(1980)
3-2 S. C. Brown, Basic Data of Plasma Physics, John Wiley & Sons, New York, C hap.14,
(1959)
3-3 I. Brodie and J. J. Murray, The Physics of Microfabrication, p. 128, Plenum Press,
New York(1982)

3-4 B. Chapman, Glow Discharge p. 144, John Wiley & Sons, New York(1980)

3-5 B. Chapman, Glow Discharge, John Wiley & Sons, New York(1980)
3-6 J. L. Vossen and W. Kern, Thin Film Process, Academic Press, New York(1978)

3-7 J. M. Heddleson, M. W . Horn, S. J. Fonash and D. Nguyen,“ Effects of Dry Etching
on the Electrical Properties of Silicon”, J. Vac. Sci. Technol., B6 (l), p.208(1985)

107

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

3-8 C. J. Mogab, A. C. Adams, and D. L. Flamm, “ Plasm a Etching of Si and SiC>2- T
he Effects of Oxygen Addition to CF 4 Plasmas, J. Appl. Phys. , 49, p.3796(1978)
3-9 J. W. Coburn and H. F. W inters, “Plasma Etching-a Discussion of Mechanism” , J.
Vac. Sci. Technol. B16, p.391(1979)

3-10 H. F. Winter and J. W. C oburn,“ Plasma Assisted Etching Mechanisms: The Im
plications of Reaction Probability and Halogen Coverage”, J. Vac. Sci. Technol.
B3(5), p.1376(1985)

3-11 K. Hirobe, K. Kawamura and K. Nojiri, “ Formation of Deep Holes in Silicon by
RIE” , J. Vac. Sci. Technol, B5(2), p.594(1987)

4-1 D.F. Howell, R.D. Groves, R.A. Lee, C. Patel and H.A. Williams, “ Experimental
Results on Gridded Arrays of Field Emission tips” , IE E E IE D M Tech. Digest, p.202-1(1989)

4-2 S.E. Jacobson, N.A.Cade and R.A. Lee ,“ Fabrication of Sharp Field Emission Struc
ture Using Ion Beam Milling” , Proc. of the 2nd I n t’l Con}., on Vacuum Microelec
tronics, 5(1989), (IO P pub.,Bristol)

4-3 D. Stephani and J. Eibl, “Fabrication of Densely Packed Sharp Silicon Field Em itters
Using Dry Etching” ,Proc.

o f the 2nd I n t i Conf..

on Vacuum Microelectronics,

7(1989),(IOP pub., Bristol)

108

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

4-4 D.T.C. Huo, J.D. W ynn, S.G. Napholtz and D.P. W ilt, “Controlled Undercutting of
V-grove Channel for InP by Photoresist Etch Mask” , J. Elec. Chem. Soc. , 135(5),
p .1231(1988)
4-5 J.Z. Li, I. Adelsida and E.D.Wolf, “Evidence of Crystallographic Etching in (100)
GaAs Using SiCL Reactive Ion Etching”, J. Vac.Sci. Technol.,B 3(l), p.406(1985)
4-6 K. Asakawa and S. Sugata, “GaAs and AlGaAs Anisotropic Fine Pattern Etching
Using a New Reactive Ion Beam Etching System” , J. Vac. Sci. Technol. B 3 (l),
p.402(1985)
4-7 H.I. Smith, “ Fabrication Techniques for Surface Acoustic Wave and Thin Film Optical
Devices” , Proc. IE E E .62(10), p .1361(1974)
4-8 R.E. Chapman, “ Argon and Reactive Ion Beam Etching for SAW Devices” , Vacuum,34(34), p.417(1984)
4-9 D.D. Tang, P.M. Solomon,T.H. Ning, R.D. Isaac and R.E. Burge, “ 1.25/zm Deep
Groove Isolated Self-aligned Bipolar Circuits” , IE E E J. Solid State Circuits SC17(5), p.925(1982)
4-10 R.N. Carlili,V.C. Liang,O.A. Palusinski,M.M. Smada, “ Trench Etches in Silicon
with Controllable Sidewall Angle” , J. Elec. Chem. Soc., 135(8), p.2058(1988)
4-11 S. Suyama, T. Yachi and T. Serikawa, “A New Trench Fabrication Technique for Sil
icon Substrate Utilizing U ndercutting and Selective Etching” , J.Vac. Sci. Technol.
109

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

B3(3), p.905(1985)

4-12 K.Hirobe, K.Kawamura and K. Nojiri, “Form ation of Deep Holes in Silicon by Re
active Ion Etching”, J. Vac. Sci. Technol., B5(2), p.594(1987)

4-13 G. Carter, “ The Influence of Surface Diffusion on Topography Development of an
Amorphous Solid during Sputtering” , J. Mat. 5 c t.,ll(6 ), p .1091(1976)

4-14 D.J. Economou and R.C. Alkire, “Effects of Potential Field on Ion Shape Evolution
of Trenches during Plasm a Etching” , J. Elec. Chem. Soc., 135(4), p.941(1988)

4-15 D.P. Hamblem and A.Cha-lin, “Angular Etching Correlations for RIE” , J. Elec.
Chem. Soc., 135(7), p.l816(1988)

4-16 R. Smith ,S.J. Wilde, G. Carter, I.V. K atardjiev and M.J.Nobes, “The Simulation
of 2D Surface Erosion and Deposition” , J.Vac. Sci. Technol., B5(2), p.579(1987)
4-17 T.H. Fedynshyn, G.W. Grynkewich, T.B. Hook, M. Liu and T.Mao, “The Effect of
Aluminum vs Photoresist Masking on the Etching R ate of Silicon and Silicon Dioxide
in CF 4 / 0

2

Plasm as”, J. Elec. Chem. Soc., 134(1), p.206(1987)

4-18 H.W. Lehmann and R. W idmar, “ Profile Control by Reactive Sputtering Etching” ,
J. Vac. Sci. Technol., 15(2), p.319(1978)

4-19 R.B. Marcus and T.T. Sheng, “The Oxidation of Shaped Silicon Surface” , J. Elec.
Chem. Soc., 129(6), P.1278(1982)

110

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

4-20 R.B. Marcus , T.S. Ravi,T. Gm itter, K. Chin, D. Liu, W .J. Orvis, D.R. Ciarlo, C.E.
Hunt and J. Trujillo, “ Formation of Silicon Tips Less Than ln m Radius” , Appl.
Phys. Lett. 56(3), p.236(1990)

4-21 R.B.M arcus, T. S. Ravi, T. Gm itter, H. H. Busta, J. T. Niccon, K.K. Chin and
D.Liu “Atomically Sharp Silicon and Metal Field Em itter” , IE E E Trans. Electron
Devices, 38(10), p.2289(1991)

4-22 W. N. Carr, H. J. Wang, K. K. Chin, and R. B. Marcus, “Vacuum Microtriode
Characteristics”, J. Vac. Sci. and Technol., A8(4), p.3581(1990)

4-23 B. Chapm an, Glow Discharge, p.247, John Wiley & Sons, New York(1980)
4-24 B. Chapman, Glow Discharge, p.322, John Wiley & Sons, New York(1980)

4-25 D. L. Flam m , Introduction to Plasma Chemistry in Plasma Etching, D. M. Manos ,
and D. L. Flamm, p. 157, Academic Press, New York(1988)

4-26 Y.H. Lee and M.Chen, “Silicon Doping Effect in Reactive Plasm a Etching” , J. Vac.
Sci. Technol., B4(2), p.475(1986)
4-27 P. Sigmund, “ A Mechanism of Surface Micro-roughening by Ion Bombardm ent” J.
of Material Sci., 8 , p. 1545(1973)

5-1 N. A. Cade and R. Johnson, “ Field Emission from Silicon” Proc. o f the 4th I n t i
Conf.. on Vacuum Microelectronics,!(1990)

111

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

5-2 N. A. Cade, R.A. Lee and C. Patel, “Wet Etching Cusp Structures for Field Emission
Devices” IE E E Trans. Electron Devices, 36(11), p .11(1990).
5-3 K. Betsui, ” Fabrication and Operation Silicon Micro Field Em itter Array” Ext. Ab
stract on 4th /CFM jN agaham a, Japan, p!26(1991)
5-4 C. A. Spindt, C. E. Holland and R. D. Stowell, “Field Emission Cathode Array De
velopment for High Current Density Application” Applications of Surface Science,
North-Holland Publishing Company, p.16(1983)
5-5 H. H. Busta, R. R. Shadduck and W. J. Orvis, “Field Emission from Tungsten Clad
Silicon Pyram ids” IE E E Trans. Electron Device 36(11),1990
5-6 H. H. B usta “Lateral Cold Cathode Triode Structures Fabricated on Insulating Sub
strate” Proc. of the 2nd I n t ’l Conf.. on Vacuum Microelectronics, p.29(1989),(IOP
pub., Bristol)
5-7 C. A. Spindt, I. Brodie, L. Humphrey and E. R. Westerberg. “Physical Properties of
Thin Film Field Emission Cathodes with Molybdenum Cone” , J. of Applied Physics
47(12), p.12(1976)
5-8 W . N. Carr, H. J. Wang, K. K. Chin and R. B. Marcus, “ Vacuum M icrotriode
Characteristics” , J. Vac. Sci. Technol. A8(4), p.3581, 1990.
5-9 I. Brodie,“ Physical Considerations in Vacuum Microelectronics Devices” , IE E E Trans.
Electron Devices, 36(11), p .11(1990).

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

5-10 R.B.Marcus, K.K. Chin, Y.Yuan, H. Wang and W.N. Carr, “ Simulation and Design
of Field Em itters” , IE E E Trans. Electron Devices, 37(6), p.l545(1990)
5-11 A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy,
p .17,Plenum Press, New York(1980)
5-12 K. Y. Ahn, “ A Comparison of Tungsten Film Deposition Techniques for Very Large
Scale Integration Technology” , Thin Soild Films, 155, p. 469(1987)
5-13 B. M. Welch, Y. Shen, R. Zucca, R. Eden and S. I. Long “ LSI processing Technology
for Planar GaAs Integrated Circuits” IE EE Trans. Electron Devices ED-27(6), p.
1166(1980)
5-14 A. Modinos, Field, Thermionic, and Secondary Electron Emission Spectroscopy,
p .29,Plenum Press, New York(1980)
5-15 R. J. Harvey, R. A. Lee, A. J. Miller, and J. K. Wigmore “ Aspects of Field Emission
from Silicon Diode Arrays” IE E E Trans. Electron Devices , 38(10), p.2323(1991)
5-16 S. M. Zimmerman, D. B. Colavito and W. T. Babie “ Development Progress toward
the Fabrication of Vacuum Microelectronic Devices Using Conventional Semiconduc
tor Processing” , IE E E IED M Tech. Digest, p .7.5.1(1990)
5-17 D. F. Howell, R. D. Groves, R. A. Lee, C. Patel, and H. A. Williams ,“ Experim ental
Results on Gridded Arrays of Field Emission Tips” , IE EE IED M Tech.

Digest,

p.20.2.1(1989)
113

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

6-1 S. Kanemaru and J. Itoh, “Fabrication and Characterization Field Em itter Diode” ,
IE E E Trans. Electron Devices, 38(10), p.2334(1990)(Abstracts)

6-2 W. N. C arr, J. M. Kim, R. J. Zeto, E. S. Zakar and C. D. Mulford “ Field Emission
with Tungsten Wedge C athode”, Int. Elec. Dev. Meeting Tech., Digest, p.225,
W ashington DC(1991)

6-3 H. F. Gray, J. L. Shaw, A. I. Akinwande and P. Bauhahn, “ Field Edge Em itter: The
Basis for a New Vacuum Transistor” Int. Elec. Dev. Meeting Tech., Digest, p.201,
W ashington D C(1991)

6-4 S. Zurn, Q. Mei, C. Ye, T. Tamagawa, and D. L. Polla “Sealed Vacuum Electronic
Devices by Surface Micromachining” ,Int. Elec. Dev. Meeting Tech., Digest, p .205,
Washington DC(1991)

6-5 H. Komatsu “Fabrication and Characteristics of Vacuum Microelectronic Device with
a Lateral Field Electron Emission Cathode” , 4th Int. Conf.. on Vacuum Microelectronics(Ext. A bstracts), p.48, Nagahama, Japan(1991)

6 -6

A. Kaneko, T. Kanno and K. M orishita “Field Em itter Array with Lateral Wedges” ,
4th Int.

Conf.. on Vacuum Microelectronics. (Ext. A bstracts), p50, Nagahama,

Japan(1991)

6-7 C. Nureki and M. Aragi, “Planar Field Emission with Three-Dimensional Gate Struc
tures” 4th Int. Conf.. on Vacuum Microelectronics. (Ext. A bstracts), p .78, Naga114

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

ham a, Japan(1991)

6 -8

J. Itoh, S. Kanemaru, N. Nishimura, T. W atanabe and S. Itoh, “Lateral Triode with
Metal-Film-Edge Field Em itter A rray” fth Int. Conf.. on Vacuum Microelectrone'cs(Ext. Abstracts), p.158, Nagaham a, Japan(1991)

6-9 R. H. Fowler, and L. W. Nordheim,“Electron Emission in Intense Electric Fields” ,Proc.,
Royal Society, Series A, vol.119, p .173(1928)

6 -1 0

W. N. Carr, H. J. Wang, K. K. Chin and R. B. Marcus, “ Vacuum Microtriode
Characteristics” , J. Vac. Sci. Technol A8(4), p.3581(1990)

6 -1 1

D. W. Niles, H. Hochst, G. W. Zajac, J. O. Schreiner, H. H. B usta and L. M. Eshelm an, “ Photoemission Determination of Work Function and Surface Chemistry from
Thin Film Em itters” , 4th Int. Conf.. on Vacuum Microelectronics {Ext. Abstracts),
pl04 Nagahama, Japan(1991).

6 -1 2

C. A. Spindt, I. Brodie and E. R. W esterberg, “Physical Properties of Thin-Film
Field Emission Cathodes with M olybdenum Cones”, J. Appl. Phys vol.47, p.5248(1976)

6-13 K. K. Chin, G. Yang and R. B. M arcus, “ Field Emission of An E m itter Covered
with Very Thin Oxide Layer” , IE E E Trans. Electron Devices , 38(10), p2373(1991)
6-14 D. W idmann, “Metallization for Integrated Circuit Using Lift-off Technique”, IEEE
J. Solid-State Circuits, vol.sc-11, p.466(1976).

115

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

6-15 P. B. Ghate, J. C. Blair, C. R. Fuller and G. E. McGuire, “ Application of Ti:W
B arrier Metallization For ICs” , Thin Solid Films, vol.53, p .117(1978).
6-16 S. M. Sze, VLSI technology ,' New York: McGraw-Hill Book Co., p.400-403(1988)
7-1 A. Ghis, R. Meyer, P. Ram baud, F. Levy and T. Leroux “ Sealed Vacuum Devices”,
IE E E Trans. Electron Devices, 38(10), p.2321(1991)

7-2 C. A. Spindt, C. E. Holland, A. Rosengreen, and I. Brodie," Field Em itter Arrays for
Vacuum Microelectronics” IE E E Trans. Electron Devices, 38(10), p.2355(1991)

7-3 K. Betsui “Fabrication and Characteristics of Si Field Em itter Arrays”

Int. Conf..

on Vacuum Microelectronics (Ext. A bstracts), p.26 Nagahama, Japan(1991).
7-4 A. Kaneko, T. Kami, K. Tomi, K. Tagawa and T. Hirao,“ Wege-shaped Field Emitter
Arrays for Flat Panel Display” , IE E E Trans. Electron Devices, 38(10), p .2395(1991)
7-5 Ref.6-1

7-6 S. Itoh, T. W atanabe, T. Yamamura, K. Ohtsu, M. Yokoyama, J. Itoh and S. Kanem a ru ,“ Investigation of Cathodeluminescent Display with F E Cathode”, 4th I ntConf.. on Vacuum Microelectronics (Ext. Abstracts), p.58 Nagaham a, Japan(1991).
7-7 Ref.6-5

7-8 Ref.2-13

116

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

7-9 R.B. Marcus, T. S. Ravi, T. G m itter, H.H. Busta, J. T. Niccum, and D. Liu ,“
Atomically Sharp Silicon and M etal Field E m itter”, IE E E Trans. Electron Devices,
3 8 ( 1 0 ) , p .2 2 8 9 ( 1 9 9 1 )

7-10 E. A. Adler, Z. Bardai, R. Forman, D. M. Goebel, R. T. Longo, and M. Sokolich,“Demonstratio
of Low-voltage Field Emission” ,IE E E Trans. Electron Devices, 38(10), p.2304(1991)
7-11 C. E. Hunt, J. T. Trujillo, and W. J. Orvis,“ Structure and Electrical Characteristics
of Silicon Field Emission Microelectronic Devices” IE E E Trans. Electron Devices,
38 (1 0 ), p .2309(1991)

7-12 H. F. Gray, J. L. Shaw, G. W. Jones, and C. T. Sune,“ High Current Density FEA s” ,
4th Int.

Conf..

on Vacuum Microelectronics (Ext.

Abstracts), p.30 Nagahama,

Japan(1991)
7-13 Ref.6-2
7-14 J. Y. Ea, B. Lalevic, D. Zhu, Y. Lu and R. J. Zeto, “Arrayed Silicon Avalanche
Cathode” , IE E E Elect. Dev. Lett., 11(9), p.403(1990)
7-15 N. W. Geis, N. N. Efremow, J. D. Woodhouse, M. D. McAleese, M. Marchywka, D.
G. Socker, and J. F. Hochedez,“ Diamond Cold Cathodes” , IE EE Elect. Dev. Lett.,
1 2 ( 8 ) , p .4 5 6 ( 1 9 9 1 )

7-16 H. G. Kasmahl “A Wide Bandwidth High Gain Small Size D istributed Amplifier
with Field Emission Triodes for the 10 to 300GHz Frequency Range” IE E E Trans.
117

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Electron Devices 36(11), p.11(1990).

7-17 T. J. Wiltsey, H. P. Warren, E.C. Chou, F.C. Wong, R.C. Booton, Jr. N.C. Luhm ann, Jr. “ Methode of Moment Analysis of the Vacuum Field Emission Triode”
Proc. of the 4th I n t ’l Conf.. on Vacuum Microelectronics, 7(1990), Monterey, CA
7-18 R. E. Neidert, P. M. Phillips, S.T. Sm ith and C.A. Spindt “ Recent Developments
in Field Emission Microtriodes at NRL. Proc. of the 4th I n t ’l Conf.. on Vacuum
Microelectronics, 7(1990), Monterey, CA
7-19 H. G. Slottow, “ Plasma Display” IE E E Trans. Electron Devices 23, p .23(1976)
7-20 A. Ghis , R. Meyer, P. Rambaud, F. Levy and T. Leroux “Sealed Vacuum Devices:
M icrotips Fluorescent Displays” Proc. of the 4th I n t’l Conf.. on Vacuum Microelec
tronics ,7(1990), Monterey,CA
7-21 P. Vaudaine, R. Meyer, “ “Microtips” Fluorescent Display” IE E E IE D M Tech. Di
gest, p .197, Washington DC(1991)

118

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

A p p en d ix A
E-field at tip Emaz(V /c m ) versus tip radius ro(nm)
The maximum electric field at tip is represented as a function of the tip

E-field at tip E max (V /c m )

radius ro for the devices under test.
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